EP0618075A2 - An improved addressing system for an integrated printhead - Google Patents
An improved addressing system for an integrated printhead Download PDFInfo
- Publication number
- EP0618075A2 EP0618075A2 EP94104531A EP94104531A EP0618075A2 EP 0618075 A2 EP0618075 A2 EP 0618075A2 EP 94104531 A EP94104531 A EP 94104531A EP 94104531 A EP94104531 A EP 94104531A EP 0618075 A2 EP0618075 A2 EP 0618075A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- groups
- ink jet
- addressing
- row
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/015—Ink jet characterised by the jet generation process
- B41J2/04—Ink jet characterised by the jet generation process generating single droplets or particles on demand
- B41J2/045—Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
- B41J2/04501—Control methods or devices therefor, e.g. driver circuits, control circuits
- B41J2/04541—Specific driving circuit
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J29/00—Details of, or accessories for, typewriters or selective printing mechanisms not otherwise provided for
- B41J29/38—Drives, motors, controls or automatic cut-off devices for the entire printing mechanism
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/015—Ink jet characterised by the jet generation process
- B41J2/04—Ink jet characterised by the jet generation process generating single droplets or particles on demand
- B41J2/045—Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
- B41J2/04501—Control methods or devices therefor, e.g. driver circuits, control circuits
- B41J2/04543—Block driving
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/015—Ink jet characterised by the jet generation process
- B41J2/04—Ink jet characterised by the jet generation process generating single droplets or particles on demand
- B41J2/045—Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
- B41J2/04501—Control methods or devices therefor, e.g. driver circuits, control circuits
- B41J2/0458—Control methods or devices therefor, e.g. driver circuits, control circuits controlling heads based on heating elements forming bubbles
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/315—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material
- B41J2/32—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material using thermal heads
- B41J2/35—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material using thermal heads providing current or voltage to the thermal head
- B41J2/355—Control circuits for heating-element selection
- B41J2/3551—Block driving
Definitions
- This invention relates to thermal inkjet printing and more particularly to the selection for activation of heater resistors within an inkjet printhead to expel ink from nozzles corresponding to the heater resistors.
- a major goal in an inkjet printer is to maximize print quality and speed while minimizing cost. To achieve this, more ink drop spray nozzles must be added to the pen while minimizing the circuit area needed.
- a major factor in chip area is the area of the interconnect pads which connect the die to the pen tape automated bonding (TAB) circuit. Decreasing the amount of interconnect pads on the chip not only reduces die area and cost but also tape automated bonding (TAB) circuit area as well as drive electronics in the product.
- the integrated drive head (IDH) is a means of reducing the printhead interconnect pads through the use of switching transistors formed on an integrated circuit substrate.
- the basic circuit consists of a heater resistor in series with a field effect transistor (FET) which controls the current through the resistor. By allowing current to flow through this resistor, power is dissipated in the resistor heating the ink and ejecting it through a nozzle. In the pen there are hundreds of these circuits.
- FIG. 1 is an illustrative schematic diagram of a conventional two dimensional address control for a 300 nozzle integrated printhead having 12 primitive selects x 25 address selects. The grounds are not used for addressing and are always tied to a common ground. To turn on a particular transistor, one drives high the associated primitive select and address line select.
- the conventional two dimensional multiplexing scheme for printheads has the disadvantages that as the print quality and the number of nozzles increases, the number of interconnect pads to the printhead increases, which increases the printhead cost and both the die and tape automated bonding (TAB) area. This in turn increases the number and cost of the drive electronics and printer flex. In addition, more interconnect pads reduce product reliability and reduce the area available for additional circuitry for electro-static discharge (ESD) protection.
- ESD electro-static discharge
- an integrated printhead of the present invention which includes an M row by N column array of groups of ink jet elements wherein each group has a unique row and column address, a first addressing control coupled to the array of groups for selecting one of the M rows of the M row by N column array of groups of ink jet elements, and a second addressing control coupled to the array of groups for selecting one of the N columns of the M row by N column array of groups of ink jet elements.
- One individual group of ink jet elements is addressed by the first addressing and the second addressing controls.
- a third dimension of addressing is provided by a plurality of address line selects that are coupled to the ink jet elements in each group.
- the resistance between the first addressing means and the second addressing means for each group of ink jet elements can be adjusted to balance the energy dissipated between the groups of ink jet elements.
- the unique three dimensional addressing system provides for high density integrated printheads that have significantly fewer interconnect pads, which will minimize costs and increase reliability.
- FIG. 2 is an illustrative schematic diagram representation of a three dimensional address control for an integrated printhead constructed in accordance with the present invention.
- an M by N array of groups 18 of ink jet elements are addressed by M primitive selects 12 and N ground selects 14.
- Each primitive select 12 is coupled to the groups 18 in one of the M rows of the M row by N column array of groups 18 and provides a first dimension of addressing.
- each ground select 14 is coupled to the groups 18 in one of the N columns of the M row by N column array of groups and provides a second dimension of addressing.
- Each group 18 of ink jet elements has multiple heater resistor and transistor pairs 30, which each have a field effect transistor 20 with the drain of the field effect transistor 20 connected in series with a heater resistor 22.
- the primitive selects 12 are connected to the heater resistors 22 of the heater resistor and transistor pairs 30 in a group and the ground selects 14 are connected to the source of the field effect transistors 20 of each heater resistor and transistor pair 30 in a group.
- the gate of each field effect transistor 20 in a group 18 is controlled by an address line select 16, which provides a third dimension of addressing. There are as many address line selects 16 as there are heater resistor and transistor pairs 30 in a group 18 of ink jet elements.
- a particular heater resistor and transistor pair in FIG. 2 can be addressed by three numbers with the first number being the primitive select 12, the second number being the ground select 14, while the third number being the address line select 16.
- (4,2,8) refers to primitive select four, ground select two and address line select eight.
- the nomenclature (2,4,x) refers to a group 18 associated with primitive select two and ground select four.
- a particular ink jet element consisting of a heater resistor and transistor pair 30 is turned on by setting the respective ground select 14 low, the respective primitive select 12 high and the respective address line select 16 high, which turns the field effect transistor 20 on and therefore current flows through heater resistor 22, heating the ink and ejecting it from the nozzle associated with the heater resistor.
- a particular heater resistor and transistor pair 30 is turned off by setting the respective address line select 16 low, or setting the respective primitive select 12 low, or setting high or floating the respective ground select 14.
- FIG. 1 is an illustrative schematic diagram of a conventional two dimensional address control for an integrated printhead.
- each group 54 has its own unique group select 42a - 421 with its respective interconnect pad and its own unique ground 44a -441 interconnect pad.
- the address line selects 46a - 46y operate similar to the operation of the address line selects 16 of FIG. 2. To turn on a particular transistor, one drives high the respective primitive select and address line select.
- the grounds 44a - 441 are not used for addressing and are tied to a common ground off the integrated printhead.
- the present invention allows a drastic reduction from 49 interconnect pads in the conventional two dimensional address control to only 21 interconnect pads.
- FIG. 3 is an illustrative schematic diagram of a three dimensional address control for an integrated printhead showing adjustment resistors 26 and 28 in accordance with the present invention.
- certain heater resistor and transistor pairs 30 have more or less total parasitic resistance 24 between them and the primitive selects 12 and ground selects 14 than other heater resistor and transistor pairs.
- an adjustment resistor 26 is added into the circuit, which ensures that power dissipation (V 2 )/R across heater resistor 22, where V is the voltage across the heater resistor and R is the value of the resistance of the heater resistor remains essentially the same for all groups 18.
- V 2 power dissipation
- the adjustment resistors 26a, 26b, 26c, and 26d are shown located between primitive selects 12 and ground selects 14. The value of each of the adjustment resistors 26a, 26b, 26c, and 26d may be different. The value of each adjustment resistor is selected to ensure that all groups will dissipate the proper power.
- the number of transistors to be turned on at any time is variable; however, the ink drop volume and velocity do not vary a great deal above a certain threshold energy delivered to the heater resistor.
- the conventional configuration is structured so that the heater resistor always receives this amount of energy, because each group 54 of FIG. 1 has a unique primitive select 42.
- the field effect transistors 20 are operated at a higher voltage so that when several transistors turn on at once, they all receive the threshold energy and when only one turns on the threshold energy is easily supplied.
- FIG. 4 is an illustrative schematic layout of an integrated circuit substrate showing the primitive selects 62a - 62f and the ground selects 64a -64e interconnect pads located together in the center of an integrated circuit substrate 66 and the array of groups 18 each having a plurality of heater resistor and transistor pairs arranged peripherally around the interconnect pads in accordance with the present invention.
- the line lengths to each group 18 are reduced, which lowers the parasitic resistance.
- the address line selects 16 can be located in the center or along the edge of the integrated circuit substrate 66 without any effect on performance, because the current through the address line selects is minimal and therefore voltage drop across any parasitic resistance in the address lines is minimal.
Landscapes
- Particle Formation And Scattering Control In Inkjet Printers (AREA)
Abstract
Description
- This invention relates to thermal inkjet printing and more particularly to the selection for activation of heater resistors within an inkjet printhead to expel ink from nozzles corresponding to the heater resistors.
- While the present invention is described herein with reference to illustrative embodiments for particular applications, it should be understood that the invention is not limited thereto. Those having ordinary skill in the art and access to the teachings provided herein will recognize additional modifications, applications, and embodiments within the scope thereof and additional fields in which the present invention would be of significant utility.
- A major goal in an inkjet printer is to maximize print quality and speed while minimizing cost. To achieve this, more ink drop spray nozzles must be added to the pen while minimizing the circuit area needed. A major factor in chip area is the area of the interconnect pads which connect the die to the pen tape automated bonding (TAB) circuit. Decreasing the amount of interconnect pads on the chip not only reduces die area and cost but also tape automated bonding (TAB) circuit area as well as drive electronics in the product. The integrated drive head (IDH) is a means of reducing the printhead interconnect pads through the use of switching transistors formed on an integrated circuit substrate. The basic circuit consists of a heater resistor in series with a field effect transistor (FET) which controls the current through the resistor. By allowing current to flow through this resistor, power is dissipated in the resistor heating the ink and ejecting it through a nozzle. In the pen there are hundreds of these circuits.
- A conventional printhead has 200 nozzles and is designed with 8 groups of 25 pairs each consisting of a heater resistor in series with a field effect transistor (FET). Each group has 1 primitive select, 1 ground and 25 address lines which are shared between all groups. Therefore for 8 groups of 25 pairs, there are a total of 8 + 8 + 25 = 41 interconnect pads required. To implement a 300 nozzle printhead, it is necessary to increase the number of groups to 12 resulting in 12 + 12 + 25 = 49 interconnect pads to the printhead. FIG. 1 is an illustrative schematic diagram of a conventional two dimensional address control for a 300 nozzle integrated printhead having 12 primitive selects x 25 address selects. The grounds are not used for addressing and are always tied to a common ground. To turn on a particular transistor, one drives high the associated primitive select and address line select.
- The conventional two dimensional multiplexing scheme for printheads has the disadvantages that as the print quality and the number of nozzles increases, the number of interconnect pads to the printhead increases, which increases the printhead cost and both the die and tape automated bonding (TAB) area. This in turn increases the number and cost of the drive electronics and printer flex. In addition, more interconnect pads reduce product reliability and reduce the area available for additional circuitry for electro-static discharge (ESD) protection.
- Accordingly, there is a need in the art for a system and/or technique for reducing the number of interconnect pads for a high density integrated printhead to minimize costs and increase the reliability thereof.
- The need in the art is addressed by an integrated printhead of the present invention which includes an M row by N column array of groups of ink jet elements wherein each group has a unique row and column address, a first addressing control coupled to the array of groups for selecting one of the M rows of the M row by N column array of groups of ink jet elements, and a second addressing control coupled to the array of groups for selecting one of the N columns of the M row by N column array of groups of ink jet elements. One individual group of ink jet elements is addressed by the first addressing and the second addressing controls.
- In a specific embodiment a third dimension of addressing is provided by a plurality of address line selects that are coupled to the ink jet elements in each group.
- In an alternate specific embodiment the resistance between the first addressing means and the second addressing means for each group of ink jet elements can be adjusted to balance the energy dissipated between the groups of ink jet elements.
- The unique three dimensional addressing system provides for high density integrated printheads that have significantly fewer interconnect pads, which will minimize costs and increase reliability.
-
- FIG. 1 is an illustrative schematic diagram of a conventional two dimensional address control for an integrated printhead.
- FIG. 2 is an illustrative schematic diagram representation of a three dimensional address control for an integrated printhead constructed in accordance with the present invention.
- FIG. 3 is an illustrative schematic diagram of a three dimensional address control for an integrated printhead showing adjustment resistors in accordance with the present invention.
- FIG. 4 is an illustrative schematic layout of an integrated circuit substrate showing the primitive select and the ground select interconnect pads located together in the center of an integrated circuit substrate and the array of groups each having a plurality of heater resistor and transistor pairs arranged peripherally around the interconnect pads in accordance with the present invention.
- Illustrative embodiments and exemplary applications will now be described with reference to the accompanying drawings. The advantageous design and operation of the three dimensional addressing for an integrated
printhead 10 of the present invention is best described with reference to FIG. 2, which is an illustrative schematic diagram representation of a three dimensional address control for an integrated printhead constructed in accordance with the present invention. In FIG. 2 an M by N array ofgroups 18 of ink jet elements are addressed by M primitive selects 12 and N ground selects 14. Each primitive select 12 is coupled to thegroups 18 in one of the M rows of the M row by N column array ofgroups 18 and provides a first dimension of addressing. Similarly, each ground select 14 is coupled to thegroups 18 in one of the N columns of the M row by N column array of groups and provides a second dimension of addressing. Eachgroup 18 of ink jet elements has multiple heater resistor andtransistor pairs 30, which each have afield effect transistor 20 with the drain of thefield effect transistor 20 connected in series with aheater resistor 22. The primitive selects 12 are connected to theheater resistors 22 of the heater resistor andtransistor pairs 30 in a group and the ground selects 14 are connected to the source of thefield effect transistors 20 of each heater resistor andtransistor pair 30 in a group. The gate of eachfield effect transistor 20 in agroup 18 is controlled by an address line select 16, which provides a third dimension of addressing. There are as many address line selects 16 as there are heater resistor andtransistor pairs 30 in agroup 18 of ink jet elements. - A particular heater resistor and transistor pair in FIG. 2 can be addressed by three numbers with the first number being the primitive select 12, the second number being the ground select 14, while the third number being the address line select 16. Hence (4,2,8) refers to primitive select four, ground select two and address line select eight. The nomenclature (2,4,x) refers to a
group 18 associated with primitive select two and ground select four. In FIG. 2 there are 6 primitive selects 12a through 12f, 5 ground selects 14a through 14e and 10 address line selects 16a through 16j, which provide addressing control to 6x5x10 = 300 heater resistor and transistor pairs for a three hundred nozzle pen, but only require a total of 6 + 5 + 10 = 21 interconnect pads to the printhead. - Other combinations of numbers of primitive selects, ground selects, and address line selects are possible as long as the number of primitive selects 12, ground selects 14 and address line selects 16 multiplied together equal the number of nozzles for the pen. Hence for a three hundred nozzle pen (3,10,10), (10,10,3), and (12,5,5) for the number of primitive selects, ground selects, and address line selects are all workable combinations.
- A particular ink jet element consisting of a heater resistor and
transistor pair 30 is turned on by setting the respective ground select 14 low, the respective primitive select 12 high and the respective address line select 16 high, which turns thefield effect transistor 20 on and therefore current flows throughheater resistor 22, heating the ink and ejecting it from the nozzle associated with the heater resistor. A particular heater resistor andtransistor pair 30 is turned off by setting the respective address line select 16 low, or setting the respective primitive select 12 low, or setting high or floating the respective ground select 14. - FIG. 1 is an illustrative schematic diagram of a conventional two dimensional address control for an integrated printhead. In the conventional system each
group 54 has its own unique group select 42a - 421 with its respective interconnect pad and its ownunique ground 44a -441 interconnect pad. The address line selects 46a - 46y operate similar to the operation of the address line selects 16 of FIG. 2. To turn on a particular transistor, one drives high the respective primitive select and address line select. Thegrounds 44a - 441 are not used for addressing and are tied to a common ground off the integrated printhead. For the 12*25 = 300 heater resistor and transistor pairs of FIG. 1 there are 12 + 12 + 25 = 49 interconnect pads required. The present invention allows a drastic reduction from 49 interconnect pads in the conventional two dimensional address control to only 21 interconnect pads. - FIG. 3 is an illustrative schematic diagram of a three dimensional address control for an integrated printhead showing adjustment resistors 26 and 28 in accordance with the present invention. Depending on the location in the M by N array of
groups 18, certain heater resistor andtransistor pairs 30 have more or less totalparasitic resistance 24 between them and the primitive selects 12 and ground selects 14 than other heater resistor and transistor pairs. To compensate for the differences in parasitic resistance, an adjustment resistor 26 is added into the circuit, which ensures that power dissipation (V2)/R acrossheater resistor 22, where V is the voltage across the heater resistor and R is the value of the resistance of the heater resistor remains essentially the same for allgroups 18. In FIG. 3 theadjustment resistors adjustment resistors - In the event that several heater resistor and transistor pairs 30 are turned on at once and have in common a shared primitive select 12 or shared ground select 14, then the current will increase as one nears the primitive select or ground select. Hence if two heater resistor and transistor pairs are turned on and the current goes through a single ground select, then the ground select will receive twice the current. If five pairs are turned on, then the ground select will receive five times the current and so on. Having five times the current may mean up to five times the normal voltage drop across the respective parasitic resistance which will result in a smaller voltage drop across one or more of the
heater resistors 22. As explained above, power dissipation across the heater resistor is (V2)/R, so less power will be dissipated. The number of transistors to be turned on at any time is variable; however, the ink drop volume and velocity do not vary a great deal above a certain threshold energy delivered to the heater resistor. The conventional configuration is structured so that the heater resistor always receives this amount of energy, because eachgroup 54 of FIG. 1 has a unique primitive select 42. For the three dimensional addressing system of the present invention, thefield effect transistors 20 are operated at a higher voltage so that when several transistors turn on at once, they all receive the threshold energy and when only one turns on the threshold energy is easily supplied. - FIG. 4 is an illustrative schematic layout of an integrated circuit substrate showing the primitive selects 62a - 62f and the ground selects 64a -64e interconnect pads located together in the center of an
integrated circuit substrate 66 and the array ofgroups 18 each having a plurality of heater resistor and transistor pairs arranged peripherally around the interconnect pads in accordance with the present invention. The line lengths to eachgroup 18 are reduced, which lowers the parasitic resistance. The address line selects 16 can be located in the center or along the edge of theintegrated circuit substrate 66 without any effect on performance, because the current through the address line selects is minimal and therefore voltage drop across any parasitic resistance in the address lines is minimal. - Thus, the present invention has been described herein with reference to a particular embodiment for a particular application. Nonetheless, those having ordinary skill in the art and access to present teachings will recognize additional modifications, applications, and embodiments within the scope thereof. For example, the field effect transistors of the present invention may be replaced by other switching devices without departing from the scope of the present invention.
- It is therefore intended by the appended claims to cover any and all such applications, modifications and embodiments within the scope of the present invention.
Claims (10)
wherein one individual group (18) of ink jet elements (30) is addressed by the first addressing means (12) and the second addressing means (14).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US4078193A | 1993-03-31 | 1993-03-31 | |
US40781 | 1998-03-18 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0618075A2 true EP0618075A2 (en) | 1994-10-05 |
EP0618075A3 EP0618075A3 (en) | 1995-05-10 |
EP0618075B1 EP0618075B1 (en) | 1997-12-29 |
Family
ID=21912905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP94104531A Expired - Lifetime EP0618075B1 (en) | 1993-03-31 | 1994-03-22 | An improved addressing system for an integrated printhead |
Country Status (4)
Country | Link |
---|---|
US (1) | US5644342A (en) |
EP (1) | EP0618075B1 (en) |
JP (1) | JP3569543B2 (en) |
DE (1) | DE69407463T2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0705695A3 (en) * | 1994-10-06 | 1997-01-22 | Hewlett Packard Co | Ink delivery system |
WO2002036350A2 (en) * | 2000-10-30 | 2002-05-10 | Hewlett-Packard Company | Method and apparatus for ejecting ink |
WO2002036349A2 (en) * | 2000-10-30 | 2002-05-10 | Hewlett-Packard Company | Inkjet printhead and method for the same |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6290333B1 (en) * | 1997-10-28 | 2001-09-18 | Hewlett-Packard Company | Multiple power interconnect arrangement for inkjet printhead |
US6017112A (en) * | 1997-11-04 | 2000-01-25 | Lexmark International, Inc. | Ink jet printing apparatus having a print cartridge with primary and secondary nozzles |
JP2002527272A (en) | 1998-10-16 | 2002-08-27 | シルバーブルック リサーチ プロプライエタリイ、リミテッド | Improvements on inkjet printers |
US20040263551A1 (en) * | 1998-10-16 | 2004-12-30 | Kia Silverbrook | Method and apparatus for firing ink from a plurality of nozzles on a printhead |
US6250732B1 (en) | 1999-06-30 | 2001-06-26 | Hewlett-Packard Company | Power droop compensation for an inkjet printhead |
IT1310098B1 (en) * | 1999-07-12 | 2002-02-11 | Olivetti Lexikon Spa | INTEGRATED PRINT HEAD. |
US7036914B1 (en) * | 1999-07-30 | 2006-05-02 | Hewlett-Packard Development Company, L.P. | Fluid ejection device with fire cells |
US6439697B1 (en) * | 1999-07-30 | 2002-08-27 | Hewlett-Packard Company | Dynamic memory based firing cell of thermal ink jet printhead |
US6176569B1 (en) * | 1999-08-05 | 2001-01-23 | Lexmark International, Inc. | Transitional ink jet heater addressing |
US6299292B1 (en) | 1999-08-10 | 2001-10-09 | Lexmark International, Inc. | Driver circuit with low side data for matrix inkjet printhead, and method therefor |
US6190000B1 (en) | 1999-08-30 | 2001-02-20 | Hewlett-Packard Company | Method and apparatus for masking address out failures |
US6234598B1 (en) * | 1999-08-30 | 2001-05-22 | Hewlett-Packard Company | Shared multiple terminal ground returns for an inkjet printhead |
US6318846B1 (en) * | 1999-08-30 | 2001-11-20 | Hewlett-Packard Company | Redundant input signal paths for an inkjet print head |
US6312079B1 (en) * | 1999-09-22 | 2001-11-06 | Lexmark International, Inc. | Print head drive scheme for serial compression of I/O in ink jets |
KR20010028853A (en) * | 1999-09-27 | 2001-04-06 | 윤종용 | Ink jet printer head |
TW514596B (en) | 2000-02-28 | 2002-12-21 | Hewlett Packard Co | Glass-fiber thermal inkjet print head |
US6398346B1 (en) | 2000-03-29 | 2002-06-04 | Lexmark International, Inc. | Dual-configurable print head addressing |
US6431677B1 (en) | 2000-06-08 | 2002-08-13 | Lexmark International, Inc | Print head drive scheme |
US6398347B1 (en) * | 2000-07-24 | 2002-06-04 | Hewlett-Packard Company | Energy balanced ink jet printhead |
US6582042B1 (en) * | 2000-10-30 | 2003-06-24 | Hewlett-Packard Development Company, L.P. | Method and apparatus for transferring information to a printhead |
US6616268B2 (en) * | 2001-04-12 | 2003-09-09 | Lexmark International, Inc. | Power distribution architecture for inkjet heater chip |
US6655770B2 (en) | 2001-05-02 | 2003-12-02 | Hewlett-Packard Development Company, L.P. | Apparatus and method for printing with showerhead groups |
US6713201B2 (en) | 2001-10-29 | 2004-03-30 | Hewlett-Packard Development Company, L.P. | Systems including replaceable fuel cell apparatus and methods of using replaceable fuel cell apparatus |
US6828049B2 (en) * | 2001-10-29 | 2004-12-07 | Hewlett-Packard Development Company, L.P. | Replaceable fuel cell apparatus having information storage device |
US20030138679A1 (en) * | 2002-01-22 | 2003-07-24 | Ravi Prased | Fuel cartridge and reaction chamber |
US6887596B2 (en) | 2002-01-22 | 2005-05-03 | Hewlett-Packard Development Company, L.P. | Portable disposable fuel-battery unit for a fuel cell system |
DE10244458B4 (en) * | 2002-09-24 | 2007-11-15 | OCé PRINTING SYSTEMS GMBH | Printing unit and method for transferring ink to a record carrier using spark discharge |
US7731491B2 (en) * | 2002-10-16 | 2010-06-08 | Hewlett-Packard Development Company, L.P. | Fuel storage devices and apparatus including the same |
US6712439B1 (en) | 2002-12-17 | 2004-03-30 | Lexmark International, Inc. | Integrated circuit and drive scheme for an inkjet printhead |
US6989210B2 (en) * | 2003-04-23 | 2006-01-24 | Hewlett-Packard Development Company, L.P. | Fuel cartridge with thermo-degradable barrier system |
US7489859B2 (en) * | 2003-10-09 | 2009-02-10 | Hewlett-Packard Development Company, L.P. | Fuel storage devices and apparatus including the same |
US8084150B2 (en) * | 2004-04-28 | 2011-12-27 | Eveready Battery Company, Inc. | Fuel cartridges and apparatus including the same |
US7195341B2 (en) * | 2004-09-30 | 2007-03-27 | Lexmark International, Inc. | Power and ground buss layout for reduced substrate size |
US9283750B2 (en) | 2005-05-20 | 2016-03-15 | Hewlett-Packard Development Company, L.P. | Constant current mode firing circuit for thermal inkjet-printing nozzle |
US20080186337A1 (en) * | 2005-10-06 | 2008-08-07 | Mvm Technologies Inc. | Printer Cartridge Having A Parasitic Power Circuit |
US8020573B2 (en) * | 2006-08-10 | 2011-09-20 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Microfluidic channels and reservoirs in portable electronic devices |
US7715699B2 (en) * | 2006-08-10 | 2010-05-11 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Electrically addressable liquid dispenser |
AU2007314142B2 (en) * | 2006-10-30 | 2013-01-10 | Matthews Australasia Pty Ltd | A coding and marking printing system |
US9289978B2 (en) | 2008-12-08 | 2016-03-22 | Hewlett-Packard Development Company, L.P. | Fluid ejection device |
US9138990B2 (en) * | 2008-12-08 | 2015-09-22 | Hewlett-Packard Development Company, L.P. | Fluid ejection device |
WO2016089371A1 (en) * | 2014-12-02 | 2016-06-09 | Hewlett-Packard Development Company, L.P. | Printhead nozzle addressing |
BR112018012661A2 (en) * | 2015-12-23 | 2018-12-04 | Koninklijke Philips N.V. | charging arrangement, electrical power arrangement, marine structure and use of a charging arrangement |
US9938136B2 (en) | 2016-08-18 | 2018-04-10 | Stmicroelectronics Asia Pacific Pte Ltd | Fluid ejection device |
TWI810571B (en) * | 2021-05-21 | 2023-08-01 | 歆熾電氣技術股份有限公司 | Board suitable for heat mounting, circuit board suitable for heat mounting and fixture suitable for heat mounting |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4141018A (en) * | 1976-11-08 | 1979-02-20 | Tokyo Shibaura Electric Co., Ltd. | Thermal recording head and drive circuit |
US4520373A (en) * | 1979-04-02 | 1985-05-28 | Canon Kabushiki Kaisha | Droplet generating method and apparatus therefor |
US4887098A (en) * | 1988-11-25 | 1989-12-12 | Xerox Corporation | Thermal ink jet printer having printhead transducers with multilevelinterconnections |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6351142A (en) * | 1986-08-20 | 1988-03-04 | Nec Corp | Drive circuit of ink jet printer head |
-
1994
- 1994-02-28 JP JP05444594A patent/JP3569543B2/en not_active Expired - Fee Related
- 1994-03-22 DE DE69407463T patent/DE69407463T2/en not_active Expired - Fee Related
- 1994-03-22 EP EP94104531A patent/EP0618075B1/en not_active Expired - Lifetime
-
1995
- 1995-01-30 US US08/381,008 patent/US5644342A/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4141018A (en) * | 1976-11-08 | 1979-02-20 | Tokyo Shibaura Electric Co., Ltd. | Thermal recording head and drive circuit |
US4520373A (en) * | 1979-04-02 | 1985-05-28 | Canon Kabushiki Kaisha | Droplet generating method and apparatus therefor |
US4887098A (en) * | 1988-11-25 | 1989-12-12 | Xerox Corporation | Thermal ink jet printer having printhead transducers with multilevelinterconnections |
Non-Patent Citations (1)
Title |
---|
HEWLETT-PACKARD JOURNAL, vol.45, no.1, February 1994, PALO ALTO US pages 41 - 45, XP000426543 ADEN, S. ET AL. 'THE THIRD-GENERATION HP THERMAL INKJET PRINTHEAD' * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5638101A (en) * | 1992-04-02 | 1997-06-10 | Hewlett-Packard Company | High density nozzle array for inkjet printhead |
EP0705695A3 (en) * | 1994-10-06 | 1997-01-22 | Hewlett Packard Co | Ink delivery system |
WO2002036350A2 (en) * | 2000-10-30 | 2002-05-10 | Hewlett-Packard Company | Method and apparatus for ejecting ink |
WO2002036349A2 (en) * | 2000-10-30 | 2002-05-10 | Hewlett-Packard Company | Inkjet printhead and method for the same |
WO2002036350A3 (en) * | 2000-10-30 | 2002-10-10 | Hewlett Packard Co | Method and apparatus for ejecting ink |
WO2002036349A3 (en) * | 2000-10-30 | 2002-10-17 | Hewlett Packard Co | Inkjet printhead and method for the same |
Also Published As
Publication number | Publication date |
---|---|
DE69407463D1 (en) | 1998-02-05 |
EP0618075B1 (en) | 1997-12-29 |
EP0618075A3 (en) | 1995-05-10 |
JP3569543B2 (en) | 2004-09-22 |
US5644342A (en) | 1997-07-01 |
JPH0834118A (en) | 1996-02-06 |
DE69407463T2 (en) | 1998-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0618075B1 (en) | An improved addressing system for an integrated printhead | |
EP1072412B1 (en) | Dynamic memory based firing cell for thermal ink jet printhead | |
EP0644053B1 (en) | Passively-multiplexed resistor array | |
US6478396B1 (en) | Programmable nozzle firing order for printhead assembly | |
EP1359013B1 (en) | Fire pulses in a fluid ejection device | |
US6932453B2 (en) | Inkjet printhead assembly having very high drop rate generation | |
US7090338B2 (en) | Fluid ejection device with fire cells | |
US6431677B1 (en) | Print head drive scheme | |
CA2378355C (en) | Transitional ink jet heater addressing | |
US5134425A (en) | Ohmic heating matrix | |
EP3017951B1 (en) | Firing cell | |
KR20010021447A (en) | Redundant input signal paths for an inkjet print head | |
US6357863B1 (en) | Linear substrate heater for ink jet print head chip | |
EP0641662A1 (en) | Passive multiplexing using sparse arrays | |
US7252352B2 (en) | Method and circuit for driving ink jet print head and printer utilizing same | |
US6976752B2 (en) | Ink jet printer with resistance compensation circuit | |
JPS62214963A (en) | Piezoelectric element drive circuit | |
JP2002355968A (en) | Substrate for liquid ejection head and liquid ejection head comprising it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19951030 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 19970205 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REF | Corresponds to: |
Ref document number: 69407463 Country of ref document: DE Date of ref document: 19980205 |
|
ITF | It: translation for a ep patent filed |
Owner name: SOCIETA' ITALIANA BREVETTI S.P.A. |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20070523 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20070319 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20080327 Year of fee payment: 15 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20080430 Year of fee payment: 15 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20081125 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080322 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20090322 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20091001 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090322 |