EP0600594B1 - Scan testing integrated circuits - Google Patents
Scan testing integrated circuits Download PDFInfo
- Publication number
- EP0600594B1 EP0600594B1 EP93307968A EP93307968A EP0600594B1 EP 0600594 B1 EP0600594 B1 EP 0600594B1 EP 93307968 A EP93307968 A EP 93307968A EP 93307968 A EP93307968 A EP 93307968A EP 0600594 B1 EP0600594 B1 EP 0600594B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- input
- signal
- gate
- data
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318577—AC testing, e.g. current testing, burn-in
- G01R31/31858—Delay testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318541—Scan latches or cell details
Definitions
- This invention relates to the field of test circuits and test techniques for integrated circuits (ICs) and, in particular, to scan testing elements used in the testing of microprocessors, RISC microprocessors and other ICs which include sequential elements.
- Scan testing is an efficient method for determining which portions of an IC are working properly.
- ICs are tested by providing particular inputs to the IC and analyzing the outputs from the IC. If the IC provides the proper outputs to the particular inputs, the manufacturer is assured that the IC is working properly.
- Scan testing is a test technique which provides visibility to interior circuitry of the IC. Scan testing isolates portions of the IC by providing input test data or vectors designed to analyze predetermined portions of the IC. Thus, the input vectors allow the outputs at the pins to reveal defects in the interior circuitry of the IC.
- Sequential elements include any device in which the output of the device is dependent on the particular state of the device.
- ICs which may include sequential elements are microprocessors, memories, registers, caches, or the like. Such sequential devices are thus very difficult to test because the states of the devices which are internal to the IC are not readily apparent and may not be readily loaded.
- scan cells are placed in the IC.
- the scan cells generally appear transparent when the IC is in normal operation or system mode.
- the scan cells When the IC is in the test mode, the scan cells perform the function of the sequential elements they replace and generally may be loaded with particular data. Further, the scan cells may drive the loaded data or capture data associated with the sequential elements. The captured and loaded data may be output by the scan cells. This data facilitates the scan testing analysis.
- scan cells operate to make the sequential elements appear to be combinatorial elements in the test mode so that the various portions of the microprocessor may be analyzed for defects.
- the scan cells make testing easier and more efficient, the scan cells are extra devices which must be added to the IC. In addition, such scan cells may require as many as 32 transistors or more. Furthermore, the scan cells often introduce delay into the normal operation of the IC. Thus, the scan cells are a detriment to the cost, size and speed of the ICs.
- DE-A-3 725 823 describes a testing arrangement for an integrated circuit comprising at least one sequential part.
- EP-A-0 445 826 describes an integrated circuit composed of a plurality of flip-flops, in which a selection arrangement is provided for specifying which flip-flops are to be accessed.
- the improvement of a test arrangement enabling the sequential element to be tested comprises a gate means having an output coupled to the clock input, a first input for receiving the system clock, and a second input.
- the test arrangement also includes a test mode means having an output coupled to the second input and a first input for receiving a data signal.
- a second input of the test mode means receives a test mode signal.
- the test mode means conveys a steady state control signal to the second input of the gate means in response to the test mode signal.
- the steady state signal causes the sequential circuit element to be clocked by the system clock.
- the test mode means also conveys the data signal to the second input of the gate means in the absence of the test mode signal so that the sequential element is clocked by the combination of the system clock and the logic signal.
- the test arrangement includes a latch means coupled to the input of the test mode means for storing an inverted or noninverted signal on the input of the test mode means.
- the latch means may further include a shift mode input, a shift register output, and a transfer gate having a control input coupled to the shift mode input, an output coupled to the input of the latch means and a data input.
- the transfer gate allows the signal at the input of the transfer gate to be applied to the input of the latch when the shift mode signal is present on the shift mode input.
- the test arrangement further includes a capture mode input and a capture transfer gate having a control input coupled to the capture mode input, an input coupled to the input of the test mode means, and an output coupled to the input of the latch means.
- the capture transfer gate allows the signal on the input of the test mode means to be applied to the input of the latch when a signal on the capture mode input is present.
- the drive element includes a data input, a data output, a test mode input, a transfer gate, and a transistor.
- the test mode input receives a test mode signal indicative of a system mode or a test mode.
- the transfer gate is coupled between the data input and the data output. The transfer gate allows data to be transferred from the data input to the data output when the integrated circuit is in the system mode.
- the transistor drives a predetermined logic level when the system is in the test mode. Preferably, the transistor drives a logic LOW or a logic HIGH.
- an improvement in an integrated circuit including a circuit formed by a plurality of circuit elements, at least some of said circuit elements being sequential circuit elements which are clocked by a system clock with at least one of said sequential circuit elements being clocked at a clock input by a combination of both a logic (or data) signal and the system clock during normal operation.
- the improvement includes a test mode means responsive to a test mode signal for causing said at least one sequential circuit element to be clocked by said system clock alone and being responsive to the absence of said test mode signal to cause said at least one sequential element to be clocked by the combination of said clock and said logic (or data) signal.
- the drive scan latch includes a scan latch input, a scan latch output, and a test mode means.
- the test mode means is coupled between the scan latch input and the scan latch output.
- the test mode means provides a signal at a predetermined logic level at the scan latch output when a test signal is present and provides a logic signal at the scan latch input to the scan latch output when the test signal is absent.
- FIG. 1 is a schematic block diagram of a circuit portion 12 of an integrated circuit 10 embodying the present invention configured for the testing of sequential elements therein in accordance with the present invention.
- the circuit portion 12 includes a latch 14, a latch 16, a latch 18, a latch 20, an AND gate 22, an OR gate 24, and an AND gate 26.
- Latches 14, 16, 18 and 20 are sequential elements.
- Gates 26, 24 and 22 are non-sequential elements.
- the circuit components in the portion 12 may be replaced by other types of circuitry and are shown only as an example.
- Latches 14 and 18 are controlled by a ⁇ 1 clock signal provided to the clock inputs 15 and 19 of the latches 14 and 18, respectively.
- the latch 16 is controlled by a ⁇ 2 clock signal at the clock input 17 of the latch 16.
- the ⁇ 1 and ⁇ 2 clock signals are preferably system clock signals such as internal microprocessor clock signals which are well known in the art.
- the latch 20 is a general latch which is clocked at a clock input 21 by the combination of a logic signal and a system clock signal ⁇ , at an output 37 of the AND gate 26 during normal operation.
- the AND gate 26 receives a ⁇ 1 clock signal at an input 28 and a logic signal at an input 31 which is conveyed through a drive scan latch 30 from input 36 in accordance with a preferred exemplary embodiment of the present invention.
- the output 37 of the AND gate 26 and thus the clocking of latch 20 is a function of the logic signal at the input 31 and the ⁇ 1 clock signal at the input 28.
- the latch 20 is difficult to test because it is clocked by the combination of the ⁇ 1 clock signal and a logic signal during normal operation.
- the IC In order to test the circuit 12, the IC enters a test mode with a test mode signal appearing at a test mode input 57 of drive scan latch 30 and data is provided at inputs 32, 34 and 36, which inputs may be external pins of the IC or other connections from other circuit portions.
- the circuit 12 outputs data on external pins 38, 40 and 42.
- the drive scan latch 30 When in the test mode, the use of a scan latch for each and every latch is advantageously avoided by use of the drive scan latch 30.
- the drive scan latch 30 When in the test mode the drive scan latch 30 provides a constant logic 1 control signal at the input 31 so that the ⁇ 1 clock signal at the input 28 of AND gate 26 is provided to the latch 20.
- the latch 20 when in the test mode, the latch 20 is clocked by the system clock 01.
- data provided at input 36 may be latched within drive scan latch 30 during the test mode.
- the outputs of the elements in the circuit 12 can be tested by providing various inputs at the inputs 32 and 34 and comparing the output values with expected output values at the pins 38, 40 and 42.
- the clock ⁇ 1 and clock ⁇ 2 signals would be provided to the latches 14, 16, 18 and 20 and data would be provided at the inputs 32 and 34. If logic 1's were provided at the inputs 32 and 34, a logic 1 would be provided at the pin 40 after two clock pulses of signal ⁇ 1. Further, a logic 1 would be provided at the pin 38 after a ⁇ 1 pulse, a ⁇ 2 pulse, and lastly another ⁇ 1 pulse of the system clock signal.
- drive scan latch 30 and AND gate 26 form a test arrangement which enables the sequential elements of the circuit portion 12 to be tested by scan testing without the need of conventional scan latches. Therefore, drive scan latch such as drive scan latch 30 is preferably used with each general latch such as latch 20.
- the drive scan latch 30 is capable of capturing data at the input 36.
- the drive scan latch 30 includes a latch for receiving data provided at a data input.
- the latch may be coupled to other test circuit components such as other drive scan latches for outputting the data at the input 36.
- the drive scan latch 30 may also perform the test function of capturing data at the input 36.
- the drive scan latch 30 When the IC or microprocessor is not in the test mode, the drive scan latch 30 does not effect the data at the input 36. Thus, when not in the test mode, the signal at the input 36 is provided to the input 31 of the AND gate 26 for normal operation.
- the element 30 includes a test mode portion 50 and a latch portion 60.
- the test mode portion 50 includes a transfer gate 52, an inverter 54, and a P-channel field-effect transistor 56.
- the latch portion 60 includes a transfer gate 64, a latching element 62 and a transfer gate 66.
- a transfer gate is a pass through gate or other device which allows data at its input to be applied to its output in response to a control signal.
- Transfer gates 64 and 66 include built-in inverters (not shown) similar to inverter 54.
- a latching gate or latching element has a feedback mechanism to store logic values.
- a test mode input 57 is coupled to the control input of the transfer gate 52.
- An input of the transfer gate 52 is coupled to a data input 58.
- the data input 58 is for coupling to the input 36 in Figure 1.
- a shift register input 65 is coupled to the input of the transfer gate 64.
- the output of the transfer gate 64 is coupled to the input of the latching element 62.
- the output of the latching element 62 is coupled to a shift register output 61.
- a shift mode input 69 is coupled to the control input of the transfer gate 64.
- the output of the transfer gate 66 is coupled to the input of the latching element 62.
- a capture mode input 67 is coupled to the control input of the transfer gate 66.
- the data input 58 is coupled to the inputs of the transfer gate 66 and the transfer gate 52.
- the output of the transfer gate 52 is coupled to a data output 51.
- the transfer gate 52 is controlled by a test mode input 57.
- the output of the inverter 54 is coupled to the inverted control input of the test mode gate 52.
- the inverted control input allows data to transfer across the transfer gate 52 when the inverted control input is a logic LOW.
- the gate of the transistor 56 is coupled to the output of the inverter 54.
- the input of the inverter 54 is coupled to the test mode input 57.
- the source of the transistor 56 is coupled to a positive logic HIGH voltage source (+V), and the drain of the transistor 56 is coupled to the data output 51.
- test mode input 57 is a logic HIGH for normal operation
- the transfer gate is turned ON and the transistor 56 is turned OFF, as a result, data is allowed to be transferred from the data input 58 to the data output 51 without obstruction from the drive element 30.
- a sequential element such as latch 20 of Figure 1 to be clocked by the combination of a logic signal and a system clock signal.
- the transfer gate 52 is turned OFF and the transistor 56 is turned ON.
- a steady state logic HIGH control signal is provided at the data output 51. This would permit the aforementioned latch 20 to be clocked by the system clock signal alone.
- the latching element 62 provides shift register and data capture functions for the element 30.
- the shift mode input 69 is a logic HIGH
- the input at the shift register input 65 is provided to the input of the latching element 62.
- the latching element 62 provides an inverted data signal at the serial register output 61 in response to a clock signal.
- the data at the data input 58 may also be provided to the input of the latch 56 when the capture mode input 67 is a logic HIGH.
- the transfer gate 66 provides the data at the data input 58 to the input of the latching element 62.
- the latching element 62 provides the inverted data to the shift register output 61.
- FIG. 3 is a schematic block diagram of a circuit portion 112 of an integrated circuit 10 embodying the present invention configured for the testing of sequential elements therein in accordance with the present invention.
- Circuit portion 112 includes a latch 114, a latch 116, a latch 118, a latch 120, an AND gate 122, an OR gate 124, and an OR function gate 126.
- the OR function gate 126 is an AND gate with an inverted input 131 coupled to the scan element 130.
- Portion 112 is substantially similar to portion 12 except that the drive scan element 30 is replaced with a drive scan element 130 which drives a logic 0 and AND gate 26 is replaced by AND function gate 126.
- Gates 126, 124 and 122 are non-sequential elements.
- the circuit components in the portion 112 may be replaced by other types of circuitry and are shown only in an exemplary and non-limiting sense.
- Latches 114 and 118 are controlled by a ⁇ 1 clock signal provided to the clock inputs 115 and 119, respectively.
- the latch 116 is controlled by a ⁇ 2 clock signal at the clock input 117 of the latch 116.
- the ⁇ 1 and ⁇ 2 clock signals are preferably system clock signals such as internal microprocessor clock signals which are well known in the art.
- the latch 120 is a general latch which is clocked at clock input 121 by the combination of a logic signal and ⁇ 2 clock signal at an output 137 of the OR function gate 126 during normal operation.
- the OR function gate 126 receives a ⁇ 2 clock signal at an input 128 and a logic signal at an input 131 which is conveyed through the drive scan latch 130 in accordance with a preferred exemplary embodiment of the present invention.
- the output 137 of the OR function gate 126 and thus the clocking of the latch 120 is a function of the logic signal at the input 131 and the ⁇ 2 clock signal at the input 128.
- the latch 120 is difficult to test because it is clocked by the combination of the ⁇ 2 clock signal and a logic signal during normal operation.
- the IC 10 enters a test mode with a test mode signal appearing at a test mode input 157 of drive scan latch 130 and data is provided at inputs 132, 134 and 136, which inputs may be external pins of the IC or other connections from other circuit portions.
- the circuit 112 outputs the data on the external pins 38, 40 and 42.
- the drive scan latch 130 When in the test mode, the use of a scan latch for each and every latch is advantageously avoided by use of the drive scan latch 130.
- the drive scan latch 130 provides a constant logic 0 control signal at the input 131 in the test mode so that the ⁇ 2 clock signal at the input 128 of the OR function gate 126 is provided to the latch 120.
- the latch 120 is clocked by the system clock ⁇ 2 alone.
- data provided at the input 136 may be latched within the drive scan latch 130 during the test mode.
- the outputs of the elements in the circuit 112 can be tested by providing various inputs at the inputs 132 and 134 and comparing the output values with expected output values at the pins 138, 140 and 142.
- the clock ⁇ 1 and clock ⁇ 2 signals would be provided to the latches 114, 116, 118 and 120 and data would be provided at the inputs 132 and 134. If logic 1's were provided at the inputs 132 and 134, a logic 1 would be provided to the pin 140 after two clock pulses of signal ⁇ 1. Further, a logic 1 will be provided at the pin 138 after a ⁇ 1 pulse, a ⁇ 2 pulse, and lastly, another ⁇ 1 pulse of the system clock signal.
- the drive scan latch 130 and OR function gate 126 form a test arrangement which enables the sequential elements of the circuit portion 112 to be tested by scan testing and boundary scan testing techniques without the need of conventional scan latches. Therefore, a drive scan latch such as drive scan latch 130 is preferably used with each general latch such as general latch 120.
- the drive scan latch 130 is capable of capturing data at the input 136.
- the drive scan latch 130 includes a latch for receiving data provided at a data input.
- the latch may be coupled to other test circuit components, such as other drive scan latches, for outputting the data at the input 136 or the input 134.
- the drive scan latch 130 may also perform the test function of capturing data at the input 136 or the input 134.
- the drive scan latch 130 does not affect the data at the input 136.
- the signal at the input 136 is provided to the input 131 of the OR function gate 126 for normal operation.
- the latch 120, latch 114, latch 116 and latch 118 be operationally replaced by additional conventional scan latches.
- the design of the circuit portion 112 allows the additional conventional scan latches to be eliminated because the testing technique employed in Figure 3 allows the clock signals to propagate the data across the circuit portion 112.
- Drive scan latch 130 further eliminates the need for a scan latch to replace the latch 120 because the drive scan latch 130 allows the clock signal ⁇ 2 to be used to pulse the latch 120.
- the scan testing optimization technique in accordance with the invention as illustrated in the embodiment of Figure 3 allows four scan latches to be eliminated by virtue of the arrangement of drive scan latch 130 and the OR gate 26 coupled thereto as illustrated in Figure 3, with the net effect of eliminating three scan latches previously required.
- Drive scan latch 130 differs from the drive scan latch 30 of Figure 2 in that it drives a logic LOW while the drive scan latch 30 drives a logic HIGH.
- Drive scan latch 130 includes a test mode portion 150 and a latch portion 160.
- the test mode portion 150 includes a transfer gate 152, an inverter 154, and a N-channel field-effect transistor 156.
- the latch portion 160 includes a transfer gate 164, a transfer gate 166 and a latching element 162.
- a transfer gate is a pass through gate or other device which allows data at its input to be applied to its output in response to a control signal. Transfer gates 164 and 166 include built-in inverters (not shown) similar to inverter 154.
- a latching gate or latching element has a feedback mechanism to store logic values.
- a test mode input 157 is coupled to the control input of the transfer gate 152.
- An input of the transfer gate 152 is coupled to a data input 158.
- the data input 158 is for coupling to the input 136 in Figure 3.
- a shift register input 165 is coupled to the input of the transfer gate 164.
- the output of the transfer gate 164 is coupled to the input of the latching element 162.
- the output of the latching element 162 is coupled to a shift register output 161.
- a shift mode input 169 is coupled to the control input of the transfer gate 164.
- the output of the transfer gate 166 is coupled to the input of the latching element 162.
- a capture mode input 167 is coupled to the control input of the transfer gate 166.
- the data input 158 is coupled to the inputs of the transfer gate 166 and the transfer gate 152.
- the output of the transfer gate 152 is coupled to a data output 151.
- the transfer gate 152 is controlled by a test mode input 157.
- the output of the inverter 154 is coupled to the inverted control input of the test mode gate 152.
- the inverted control input allows data to transfer across the transfer gate 152 when the inverted control input is a logic LOW.
- the gate of the transistor 156 is coupled to the output of the inverter 154.
- the input of the inverter 154 is coupled to the test mode input 157.
- the source of the transistor 156 is coupled to a logic ground voltage source (GND), and the drain of the transistor 156 is coupled to the data output 151.
- GND logic ground voltage source
- test mode input 157 is a logic HIGH for normal operation
- the transfer gate 152 is turned ON and the transistor 156 is turned OFF, as a result data is allowed to be transferred from the data input 158 to the data output 151 without obstruction from the drive element 130.
- a sequential element such as latch 120 of Figure 3 to be clocked by the combination of a logic signal and a system clock signal.
- the transfer gate 152 is turned OFF and the transistor 156 is turned ON.
- a steady state logic LOW control signal is provided at the data output 151. This would permit the aforementioned latch 120 to be clocked by the system clock signal alone.
- the latching element 162 provides shift register and data capture functions for the element 130.
- the shift mode input 169 is a logic HIGH
- the data at the shift register input 165 is provided to the input of the latching element 162.
- the latching element 162 provides an inverted data signal at the serial register output 161 in response to a clock signal.
- the data at the data input 158 may also be provided to the input of the latch 156 when the capture mode input 167 is a logic HIGH.
- the transfer gate 166 provides the data at the data input 158 to the input of the latch 156.
- the latch 156 provides the inverted data to the shift register output 161.
Abstract
Description
Claims (10)
- An integrated circuit including a circuit formed by a plurality of circuit elements, at least some of the circuit elements being sequential circuit elements (14, 114, 16, 116, 18, 118, 20, 120) with at least one of the sequential elements (20, 120) being clocked at a clock input (21, 121) by a combination of a data signal and a system clock during normal operation, the circuit including a test arrangement enabling the sequential elements to be tested, characterised in that the test arrangement comprises:gate means (26, 126) having an output (37, 137) coupled to the said clock input (21, 121), the gate means (26, 126) having a first gate input (28, 128) and a second gate input (31, 131), the first gate input (28, 128) receiving the system clock signal; andtest mode means (30, 130) having an output (51, 151) coupled to the second gate input (31, 131), a first data input (58, 158) for receiving the data signal and a second test input (57, 157) for receiving a test mode signal, the test mode means (30, 130) conveying a non-programmable steady state control signal to the second gate input (31, 131) in response to the test mode signal such that the at least one sequential circuit element (20, 120) is clocked by the system clock alone, and conveying the data signal to the second gate input (31, 131) in the absence of the test mode signal such that the at least one sequential element (20, 120) is clocked by the combination of the system clock and the data signal.
- An integrated circuit according to claim 1, further comprising a latch means (62, 162) coupled to the said first input (58, 158) of the test mode means (30, 130) for storing an inverted or non-inverted signal on the first input of the test mode means.
- An integrated circuit according to claim 2, wherein the latch means (62, 162) comprises:a shift mode input (69, 169);a shift register output (61, 161);a transfer gate (64, 164) having a control input coupled to the shift mode input (69, 169), an output coupled to the said input of the latch means (62, 162), and a data input (65, 165); andwherein the transfer gate (64, 164) allows the signal at the data input (65, 165) of the transfer gate to be applied to the input of the latch (62, 162) when a shift mode signal is present on the shift mode input (69, 169).
- An integrated circuit according to claim 2 or claim 3 further comprising:a capture mode input (67, 167);a capture transfer gate (66, 166) having a control input coupled to the capture mode input, an input coupled to the said first input (58, 158) of the test mode means (30, 130), and an output coupled to the said input of the latch means (62, 162), wherein the capture transfer gate (66, 166) allows the signal on the first input of the test mode means to be applied to the input of the latch when a signal on the capture mode input (67, 167) is present.
- An integrated circuit according to any one of the preceding claims, wherein the steady state is a logic high and the gate means (26, 126) is an AND gate (26).
- An integrated circuit according to any one of the preceding claims, wherein the gate means (26, 126) is an OR function gate (126) and the steady state signal is a logic low.
- An integrated circuit according to any one of the preceding claims, wherein the test mode means (30, 130) further comprises a transfer gate (52, 152) coupled between the data input (58, 158) and the data output (51, 151), the transfer gate (52, 152) being controlled by the test mode input signal so that data is allowed to pass from the data input to the data output in the absence of the test mode signal.
- An integrated circuit according to claim 7 in which the test mode means (30, 130) further comprises a transistor (56, 156) for driving a fixed predetermined logic level at the data output (51, 151) in response to the test mode signal at the signal input (57, 157), the transistor having a gate coupled to the second input, a drain coupled to the predetermined logic level, and a source coupled to the data output (51, 151) wherein the fixed predetermined logic level is permanently set to a logic high or logic low level.
- A circuit according to claim 8, wherein the predetermined logic level is a logic low.
- A circuit according to claim 8, wherein the predetermined logic level is a logic high.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US98067092A | 1992-11-24 | 1992-11-24 | |
US980670 | 1992-11-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0600594A1 EP0600594A1 (en) | 1994-06-08 |
EP0600594B1 true EP0600594B1 (en) | 1998-03-04 |
Family
ID=25527753
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP93307968A Expired - Lifetime EP0600594B1 (en) | 1992-11-24 | 1993-10-07 | Scan testing integrated circuits |
Country Status (4)
Country | Link |
---|---|
US (1) | US5426650A (en) |
EP (1) | EP0600594B1 (en) |
JP (1) | JPH06213974A (en) |
DE (1) | DE69317221T2 (en) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6487682B2 (en) * | 1991-09-18 | 2002-11-26 | Fujitsu Limited | Semiconductor integrated circuit |
US5732091A (en) * | 1994-11-21 | 1998-03-24 | Texas Instruments Incorporated | Self initializing and correcting shared resource boundary scan with output latching |
US5715254A (en) * | 1994-11-21 | 1998-02-03 | Texas Instruments Incorporated | Very low overhead shared resource boundary scan design |
US5519715A (en) * | 1995-01-27 | 1996-05-21 | Sun Microsystems, Inc. | Full-speed microprocessor testing employing boundary scan |
US6055659A (en) * | 1999-02-26 | 2000-04-25 | Texas Instruments Incorporated | Boundary scan with latching output buffer and weak input buffer |
US5907562A (en) * | 1996-07-31 | 1999-05-25 | Nokia Mobile Phones Limited | Testable integrated circuit with reduced power dissipation |
US5748643A (en) * | 1996-07-31 | 1998-05-05 | International Business Machines Corporation | Fast scan GRA cell circuit |
US5968192A (en) * | 1997-05-09 | 1999-10-19 | Artisan Components, Inc. | Programmable universal test interface and method for making the same |
US6044481A (en) * | 1997-05-09 | 2000-03-28 | Artisan Components, Inc. | Programmable universal test interface for testing memories with different test methodologies |
US6125464A (en) * | 1997-10-16 | 2000-09-26 | Adaptec, Inc. | High speed boundary scan design |
US6172519B1 (en) * | 1997-12-18 | 2001-01-09 | Xilinx, Inc. | Bus-hold circuit having a defined state during set-up of an in-system programmable device |
US6405335B1 (en) | 1998-02-25 | 2002-06-11 | Texas Instruments Incorporated | Position independent testing of circuits |
US6728915B2 (en) | 2000-01-10 | 2004-04-27 | Texas Instruments Incorporated | IC with shared scan cells selectively connected in scan path |
US6769080B2 (en) | 2000-03-09 | 2004-07-27 | Texas Instruments Incorporated | Scan circuit low power adapter with counter |
CN109408846B (en) | 2017-08-18 | 2024-03-08 | 三星电子株式会社 | Integrated circuit, non-transitory computer readable medium, and computing system |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553236A (en) * | 1983-01-25 | 1985-11-12 | Storage Technology Partners | System for detecting and correcting errors in a CMOS computer system |
KR910002236B1 (en) * | 1986-08-04 | 1991-04-08 | 미쓰비시 뎅기 가부시끼가이샤 | Semiconductor ic circuit apparature |
US5047710A (en) * | 1987-10-07 | 1991-09-10 | Xilinx, Inc. | System for scan testing of logic circuit networks |
JPH0654344B2 (en) * | 1988-09-07 | 1994-07-20 | 株式会社豊田中央研究所 | Scan path circuit |
JPH03260739A (en) * | 1990-03-09 | 1991-11-20 | Advantest Corp | Sequence action type logic circuit |
-
1993
- 1993-10-07 EP EP93307968A patent/EP0600594B1/en not_active Expired - Lifetime
- 1993-10-07 DE DE69317221T patent/DE69317221T2/en not_active Expired - Fee Related
- 1993-11-16 JP JP5286435A patent/JPH06213974A/en not_active Withdrawn
-
1994
- 1994-07-11 US US08/273,282 patent/US5426650A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0600594A1 (en) | 1994-06-08 |
DE69317221T2 (en) | 1998-10-01 |
US5426650A (en) | 1995-06-20 |
DE69317221D1 (en) | 1998-04-09 |
JPH06213974A (en) | 1994-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0600594B1 (en) | Scan testing integrated circuits | |
US7936183B2 (en) | IC output signal path with switch, bus holder, and buffer | |
US5907562A (en) | Testable integrated circuit with reduced power dissipation | |
US5859860A (en) | Low overhead input and output boundary scan cells | |
US5631912A (en) | High impedance test mode for JTAG | |
US4970410A (en) | Semiconductor integrated circuit device having improved input/output interface circuit | |
EP0604032B1 (en) | Scan testing of integrated circuits | |
JPH05256921A (en) | Equipment for testing interconnection of digital system | |
US6567943B1 (en) | D flip-flop structure with flush path for high-speed boundary scan applications | |
US4980889A (en) | Multi-mode testing systems | |
US7428677B2 (en) | Boundary scan apparatus and interconnect test method | |
US6380785B2 (en) | Method and apparatus for eliminating shoot-through events during master-slave flip-flop scan operations | |
KR950003973A (en) | Diagnostic device and method thereof for digital device state, digital processor system | |
US5715256A (en) | Method and apparatus for handling multiplexer contention during scan | |
US6907556B2 (en) | Scanable R-S glitch latch for dynamic circuits | |
EP0350888A2 (en) | Signature compression circuit | |
EP1340991B1 (en) | System and method for testing a circuit | |
US6675331B1 (en) | Testable transparent latch and method for testing logic circuitry that includes a testable transparent latch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): BE DE DK ES FR GB GR IE IT LU NL PT |
|
17P | Request for examination filed |
Effective date: 19941111 |
|
17Q | First examination report despatched |
Effective date: 19960717 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): BE DE DK ES FR GB GR IE IT LU NL PT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980304 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT Effective date: 19980304 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980304 Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980304 Ref country code: ES Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY Effective date: 19980304 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980304 |
|
REF | Corresponds to: |
Ref document number: 69317221 Country of ref document: DE Date of ref document: 19980409 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980604 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980604 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: 79120 |
|
EN | Fr: translation not filed | ||
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19981007 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19981007 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19981028 Year of fee payment: 6 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20000801 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20020913 Year of fee payment: 10 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20031007 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20031007 |