EP0337463A3 - Emulation system capable of complying with microcomputers having different on-chip memory capacities - Google Patents

Emulation system capable of complying with microcomputers having different on-chip memory capacities Download PDF

Info

Publication number
EP0337463A3
EP0337463A3 EP19890106639 EP89106639A EP0337463A3 EP 0337463 A3 EP0337463 A3 EP 0337463A3 EP 19890106639 EP19890106639 EP 19890106639 EP 89106639 A EP89106639 A EP 89106639A EP 0337463 A3 EP0337463 A3 EP 0337463A3
Authority
EP
European Patent Office
Prior art keywords
chip
emulation system
microcomputers
complying
different
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19890106639
Other languages
German (de)
French (fr)
Other versions
EP0337463A2 (en
EP0337463B1 (en
Inventor
Toshinori C/O Nec Corporation Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0337463A2 publication Critical patent/EP0337463A2/en
Publication of EP0337463A3 publication Critical patent/EP0337463A3/en
Application granted granted Critical
Publication of EP0337463B1 publication Critical patent/EP0337463B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45537—Provision of facilities of other operating environments, e.g. WINE

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Microcomputers (AREA)

Abstract

An emulation system which includes an evaluation chip, a program memory and a data memory and is coupled to an external memory. The emulation system comprises an area discriminater for discriminating whether or not a space to be accessed by the evaluation chip is within an on-chip area of a target microcomputer and notifying the result of discrimination to the evaluation chip. On the basis of the result of discrimination, the evaluation chip operates to access the data memory when the space to be accessed by the evaluation chip is within the on-chip area of the target microcomputer and the external memory when the space to be accessed by the evaluation chip is not within the on-chip area of the target microcomputer.
EP89106639A 1988-04-13 1989-04-13 Emulation system capable of complying with microcomputers having different on-chip memory capacities Expired - Lifetime EP0337463B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63092076A JPH0724029B2 (en) 1988-04-13 1988-04-13 Emulation device
JP92076/88 1988-04-13

Publications (3)

Publication Number Publication Date
EP0337463A2 EP0337463A2 (en) 1989-10-18
EP0337463A3 true EP0337463A3 (en) 1991-08-07
EP0337463B1 EP0337463B1 (en) 1996-10-09

Family

ID=14044361

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89106639A Expired - Lifetime EP0337463B1 (en) 1988-04-13 1989-04-13 Emulation system capable of complying with microcomputers having different on-chip memory capacities

Country Status (4)

Country Link
US (1) US5168559A (en)
EP (1) EP0337463B1 (en)
JP (1) JPH0724029B2 (en)
DE (1) DE68927306T2 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0476681A (en) * 1990-07-13 1992-03-11 Mitsubishi Electric Corp Microcomputer
JPH04177543A (en) * 1990-11-09 1992-06-24 Nec Ic Microcomput Syst Ltd Microcomputer
JP2856591B2 (en) * 1991-06-27 1999-02-10 三菱電機株式会社 Microcomputer, program development device and program development system
JPH05257710A (en) * 1991-08-12 1993-10-08 Advanced Micro Devicds Inc System for giving internal execution parameter and array for verifying instruction to be executed by processor
JPH0789340B2 (en) * 1992-01-02 1995-09-27 インターナショナル・ビジネス・マシーンズ・コーポレイション Method and apparatus for address location determination in a bus-to-bus interface
FR2696561B1 (en) * 1992-10-02 1994-12-23 Sgs Thomson Microelectronics Micro-computer capable of operating in emulation mode with internal and external peripherals.
US5557743A (en) * 1994-04-05 1996-09-17 Motorola, Inc. Protection circuit for a microprocessor
JP4312272B2 (en) * 1995-10-06 2009-08-12 モトローラ・インコーポレイテッド Microcontroller that restricts access to internal memory
US5737760A (en) * 1995-10-06 1998-04-07 Motorola Inc. Microcontroller with security logic circuit which prevents reading of internal memory by external program
JP3620181B2 (en) * 1996-12-05 2005-02-16 富士通株式会社 Semiconductor device and read access method
CA2251295C (en) * 1998-01-27 2002-08-20 Sharp Kabushiki Kaisha Electric vacuum cleaner
US6397242B1 (en) 1998-05-15 2002-05-28 Vmware, Inc. Virtualization system including a virtual machine monitor for a computer with a segmented architecture
US8631066B2 (en) 1998-09-10 2014-01-14 Vmware, Inc. Mechanism for providing virtual machines for use by multiple users
US7516453B1 (en) 1998-10-26 2009-04-07 Vmware, Inc. Binary translator with precise exception synchronization mechanism

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3972025A (en) * 1974-09-04 1976-07-27 Burroughs Corporation Expanded memory paging for a programmable microprocessor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4434462A (en) * 1980-11-24 1984-02-28 Texas Instruments Incorporated Off-chip access for psuedo-microprogramming in microprocessor
US4450519A (en) * 1980-11-24 1984-05-22 Texas Instruments Incorporated Psuedo-microprogramming in microprocessor in single-chip microprocessor with alternate IR loading from internal or external program memories
JPS57172454A (en) * 1981-04-17 1982-10-23 Hitachi Ltd Memory series selecting circuit
US4450524A (en) * 1981-09-23 1984-05-22 Rca Corporation Single chip microcomputer with external decoder and memory and internal logic for disabling the ROM and relocating the RAM
IT1142074B (en) * 1981-11-24 1986-10-08 Honeywell Inf Systems DATA PROCESSING SYSTEM WITH AUTOMATIC ALLOCATION OF THE ADDRESS IN A MODULAR MEMORY
US4514805A (en) * 1982-02-22 1985-04-30 Texas Instruments Incorporated Interrupt operation in systems emulator mode for microcomputer

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3972025A (en) * 1974-09-04 1976-07-27 Burroughs Corporation Expanded memory paging for a programmable microprocessor

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
EDN, vol. 23, no. 5, March 1978, pages 42-46; S.Y. LAU: "Bit-slice microprogramming saves software compatibility" *
ELECTRONIC DESIGN, vol. 34, no. 28, 27th November 1986, pages 41-42, Hasbrouck Heights, NJ, US; D. TUNICK: "32-Bit tools target 68020 development" *
ELECTRONICS INTERNATIONAL, vol. 53, no. 16, July 1980, pages 126-129, New York, US; J. MOON: "Microcomputer for emulation bares hidden buses, functions" *
PATENT ABSTRACTS OF JAPAN, vol. 7, no. 18 (P-170)[1163], 25th January 1983; & JP-A-57 172 454 (HITACHI SEISAKUSHO K.K.) 23-10-1982 *

Also Published As

Publication number Publication date
DE68927306D1 (en) 1996-11-14
EP0337463A2 (en) 1989-10-18
JPH0724029B2 (en) 1995-03-15
US5168559A (en) 1992-12-01
DE68927306T2 (en) 1997-05-07
EP0337463B1 (en) 1996-10-09
JPH01263737A (en) 1989-10-20

Similar Documents

Publication Publication Date Title
EP0337463A3 (en) Emulation system capable of complying with microcomputers having different on-chip memory capacities
JPS56140452A (en) Memory protection system
EP0238090A3 (en) Microcomputer capable of accessing internal memory at a desired variable access time
EP0387871A3 (en) Extended memory address control system
EP0239128A3 (en) Data processing device with direct memory access function
EP0348240A3 (en) Microprocessor equipped with parity control unit on same chip
US4649476A (en) Microcomputer having an internal address mapper
WO1986006538A3 (en) Memory control circuit permitting microcomputer system to utilize static and dynamic rams
EP0220683A3 (en) Storage area structure in information processor
CA2137505A1 (en) Multi-Memory Access Limiting Circuit for Multi-Memory Device
JPS57117187A (en) Discriminating method for memory
EP0230296A3 (en) Associative memory device
JPS54124943A (en) Data transfer unit
JPS577690A (en) Initial program loading system
JPS57117056A (en) Microcomputer device
JPS6450148A (en) Memory resetting circuit
JPS5715298A (en) Storage protection system for common memory
JPS57159348A (en) Microprogram control system
JPS5617440A (en) Memory sharing system
EP0267663A3 (en) Weighing system
JPS5727500A (en) Memory capacity detecting system
JPS5489442A (en) Semiconductor memory device
JPS647247A (en) Multiprocessor system
JPS54129941A (en) Cross-call control system
REIMHERR Microcomputers: Design and software development. Citations from the NTIS data base[Final Report, 1964- May 1978]

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19890413

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT

17Q First examination report despatched

Effective date: 19930601

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 68927306

Country of ref document: DE

Date of ref document: 19961114

ET Fr: translation filed
ITF It: translation for a ep patent filed

Owner name: MODIANO & ASSOCIATI S.R.L.

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20040407

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20040408

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20040422

Year of fee payment: 16

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050413

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050413

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20051101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20050413

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20051230

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20051230