EP0275075A2 - Thin film transistor and method of making the same - Google Patents
Thin film transistor and method of making the same Download PDFInfo
- Publication number
- EP0275075A2 EP0275075A2 EP88100305A EP88100305A EP0275075A2 EP 0275075 A2 EP0275075 A2 EP 0275075A2 EP 88100305 A EP88100305 A EP 88100305A EP 88100305 A EP88100305 A EP 88100305A EP 0275075 A2 EP0275075 A2 EP 0275075A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- organic molecular
- insulating
- thin film
- film transistor
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 title claims description 28
- 238000004519 manufacturing process Methods 0.000 title claims description 15
- 239000002120 nanofilm Substances 0.000 claims abstract description 24
- 239000004065 semiconductor Substances 0.000 claims abstract description 18
- 150000002500 ions Chemical class 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims abstract description 10
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 7
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 7
- 239000010408 film Substances 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 11
- 230000015572 biosynthetic process Effects 0.000 claims description 10
- 238000005468 ion implantation Methods 0.000 claims description 10
- MWPLVEDNUUSJAV-UHFFFAOYSA-N anthracene Chemical compound C1=CC=CC2=CC3=CC=CC=C3C=C21 MWPLVEDNUUSJAV-UHFFFAOYSA-N 0.000 claims description 6
- 229920001721 polyimide Polymers 0.000 claims description 6
- 239000004642 Polyimide Substances 0.000 claims description 5
- 235000021355 Stearic acid Nutrition 0.000 claims description 3
- 230000001133 acceleration Effects 0.000 claims description 3
- LLCSWKVOHICRDD-UHFFFAOYSA-N buta-1,3-diyne Chemical group C#CC#C LLCSWKVOHICRDD-UHFFFAOYSA-N 0.000 claims description 3
- 238000010884 ion-beam technique Methods 0.000 claims description 3
- QIQXTHQIDYTFRH-UHFFFAOYSA-N octadecanoic acid Chemical compound CCCCCCCCCCCCCCCCCC(O)=O QIQXTHQIDYTFRH-UHFFFAOYSA-N 0.000 claims description 3
- OQCDKBAXFALNLD-UHFFFAOYSA-N octadecanoic acid Natural products CCCCCCCC(C)CCCCCCCCC(O)=O OQCDKBAXFALNLD-UHFFFAOYSA-N 0.000 claims description 3
- IEQIEDJGQAUEQZ-UHFFFAOYSA-N phthalocyanine Chemical compound N1C(N=C2C3=CC=CC=C3C(N=C3C4=CC=CC=C4C(=N4)N3)=N2)=C(C=CC=C2)C2=C1N=C1C2=CC=CC=C2C4=N1 IEQIEDJGQAUEQZ-UHFFFAOYSA-N 0.000 claims description 3
- 239000008117 stearic acid Substances 0.000 claims description 3
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000000576 coating method Methods 0.000 claims description 2
- 238000007645 offset printing Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 13
- 238000005530 etching Methods 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002052 molecular layer Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
- H01L21/02285—Langmuir-Blodgett techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
- H01L21/02288—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating printing, e.g. ink-jet printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
Definitions
- the present invention relates to a thin film transistor which is used, for example, as a switching element for a picture element electrode in an active liquid crystal display element.
- the invention also pertains to a method for the manufacture of such a thin film transistor.
- a conventional thin film transistor of this kind has such a structure as shown in Fig. 1, in which source and drain electrodes 12 and 13, each formed by a transparent conductive film, for instance, are disposed apart on a transparent insulating substrate as of glass and an amorphous silicon or similar semiconductor layer 14 is deposited on the substrate 11 between the source and drain electrodes 12 and 13.
- the semiconductor layer 14 is covered with a gate insulating film 15, on which a gate electrode 16 is formed.
- the gate insulating film 15 is formed of an inorganic insulator such as SiN x or SiO2 and the gate electrode 16 is formed of a metallic material such as aluminum.
- the gate insulating film 15 of such an inorganic insulator is formed mostly by a plasma assisted CVD (Chemical Vapor Deposition) process.
- the plasma CVD process introduces difficulty in producing the semiconductor layer 14 of good quality because its surface is bombarded with high-energy particles.
- the conventional thin film transistor since the conventional thin film transistor has the structure in which the gate electrode 16 is protrusively provided on the gate insulating film 15, the surface of the transistor is relatively irregular. When such thin film transistors are used in, for example, a light crystal display element, gate buses are likely to be broken by the irregularity of the transistor array.
- the conventional structure requires, for the formation of the gate electrode 16, two manufacturing steps of forming a metal layer and then selectively etching it away.
- Another object of the invention is to provide a thin film transistor which does not require any etching process for formation of a gate electrode.
- the gate insulating film of the thin film transistor is formed by an insulating organic molecular film and a selected region of the gate insulating film on the opposite side from the underlying semiconductor layer is rendered into a conductive layer containing free carbon, thus providing the gate electrode.
- the gate insulating film is formed by an insulating organic molecular film, and through ion implantation, for example, into a selected region of the gate insulating film, chains of molecules in this region are cut to form free carbon, by which conductivity is imparted to the region, obtaining the gate electrode.
- the gate electrode can be obtained with such a simple process and it does not protrude from the surface of the device.
- FIGs. 2A-2E an example of the thin film transistor of the present invention will hereinafter be described along with its manufacturing method.
- the manufacture starts with the preparation of the transparent insulating substrate 11 as of glass, such as shown in Fig. 2A.
- the source electrode 12 and the drain electrode 13, each of which is a transparent conductive film of ITO, for example, are formed apart on the substrate 11, as depicted in Fig. 2B.
- the semiconductor layer 14 of amorphous silicon, for instance, is formed on the substrate 11 between the source and drain electrodes 12 and 13 as shown in Fig. 2C.
- an insulating organic molecular film 21 of polyimide is deposited all over the surfaces of the electrodes 12 and 13 and the layer 14 as depicted in Fig. 2D.
- the formation of the film 21 can be achieved by use of a spinner coating, offset printing, LB (Langmuir-Blodgett), or like process.
- the material for the insulating organic molecular film 21 need not always be the polyimide but may also be stearic acid, diacetylene, phthalocyanine, anthracene, or the like.
- N+ ions are selectively implanted into the top surface of the insulating organic molecular film 21, corresponding to the semiconductor layer 14, in an amount of 1 x 1017 ions/cm2 or so with an accelerating energy of 90 KeV, by which chains of molecules in the limited upper region of the insulating organic molecular film 21 are cut to form free carbon and hence provide conductivity therein, forming a gate electrode 22.
- the thickness, sheet resistance, permeability and work function of the gate electrode 22 are determined according to the conditions for the ion implantation.
- the intermediate portion of the organic molecular film 21 between the gate electrode 22 and the semiconductor layer 14 will act as a gate insulating film 23.
- the thicknesses of the gate electrode 22 and the gate insulating film 23 are selected in the ranges of, for instance, from 300 n.m. (3000 ⁇ ) to 1 ⁇ m and from 100 - 300 n.m. (1000 to 3000 ⁇ ), respectively. Accordingly, the thickness of the insulating organic molecular film 21, which is formed in the step shown in Fig. 2D, is selected substantially in the range of 400 - 1300 n.m. (4000 to 13000 ⁇ ).
- the relationship between the surface resistivity of the film and the amount of ions implanted was such as shown in Fig. 3, from which it appears that the surface resistivity increases with an increase in the amount of ions implanted. Furthermore, the surface resistivity diminishes as the ion beam current density increases.
- the formation of the gate electrode 22 can be achieved by ion implantation into a predetermined region through use of a mask. It is also possible to perform the ion implantation into the predetermined region, without using the mask, by controlling an ion beam for X-Y scanning.
- the thin film transistor of the present invention uses an insulating organic molecular film as the gate insulating film, so that the manufacture of this thin film transistor does not involve the use of such a plasma CVD process as would be needed for the formation of an inorganic insulating film. Accordingly, the semiconductor layer 14 of good quality can be obtained.
- the region of the gate insulating film on the opposite side from the semiconductor layer 14 is rendered into a conductive region containing free carbon for use as the gate electrode, its formation can be achieved simply by ion implantation. Therefore, the manufacturing process of the thin film transistor is simple as compared with the prior art process which involves two steps of forming a metallic film and selectively etching it away, for the formation of the gate electrode.
- the gate electrode is formed in a limited region of the surface layer of the gate insulating film, the surface of the device is less uneven than in the case where a gate electrode of metal is formed on the gate insulating film.
- wiring such as a gate bus does not much protrude from the surface of the device. This will lessen the possibility of breakage of the wiring, ensuring enhancement of the yield rate of product.
- the insulating organic molecular layer 21 is formed all over the surfaces of the underlying layers and is processed for orientation. This eliminates the necessity of providing an oriented film and makes the surface of the device less uneven.
- the characteristics of the thin film transistor can be controlled as desired, by selecting the conditions for ion implantation so that the gate electrode 22 may have desired sheet resistance and work function.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Materials Engineering (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
- Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
Abstract
Description
- The present invention relates to a thin film transistor which is used, for example, as a switching element for a picture element electrode in an active liquid crystal display element. The invention also pertains to a method for the manufacture of such a thin film transistor.
- A conventional thin film transistor of this kind has such a structure as shown in Fig. 1, in which source and drain
electrodes similar semiconductor layer 14 is deposited on thesubstrate 11 between the source and drainelectrodes semiconductor layer 14 is covered with agate insulating film 15, on which agate electrode 16 is formed. - The
gate insulating film 15 is formed of an inorganic insulator such as SiNx or SiO₂ and thegate electrode 16 is formed of a metallic material such as aluminum. - In general, the
gate insulating film 15 of such an inorganic insulator is formed mostly by a plasma assisted CVD (Chemical Vapor Deposition) process. However, the plasma CVD process introduces difficulty in producing thesemiconductor layer 14 of good quality because its surface is bombarded with high-energy particles. - Moreover, since the conventional thin film transistor has the structure in which the
gate electrode 16 is protrusively provided on thegate insulating film 15, the surface of the transistor is relatively irregular. When such thin film transistors are used in, for example, a light crystal display element, gate buses are likely to be broken by the irregularity of the transistor array. In addition, the conventional structure requires, for the formation of thegate electrode 16, two manufacturing steps of forming a metal layer and then selectively etching it away. - As a solution to the problem involved in the formation of the
gate insulating film 15 through the plasma CVD process, there has also been proposed a thin film transistor of the type employing an insulating organic molecular film as thegate insulating film 15. However, this thin film transistor also uses metal for thegate electrode 16, and hence still calls for the above-mentioned two steps for the formation of the gate electrode and suffers its protrusive structure. - It is therefore an object of the present invention to provide a thin film transistor which is relatively flat over the entire structure including gate, source and drain electrodes.
- Another object of the invention is to provide a thin film transistor which does not require any etching process for formation of a gate electrode.
- According to the present invention, the gate insulating film of the thin film transistor is formed by an insulating organic molecular film and a selected region of the gate insulating film on the opposite side from the underlying semiconductor layer is rendered into a conductive layer containing free carbon, thus providing the gate electrode.
- That is to say, according to the present invention, the gate insulating film is formed by an insulating organic molecular film, and through ion implantation, for example, into a selected region of the gate insulating film, chains of molecules in this region are cut to form free carbon, by which conductivity is imparted to the region, obtaining the gate electrode. In this way, the gate electrode can be obtained with such a simple process and it does not protrude from the surface of the device.
-
- Fig. 1 is a cross-sectional view showing a conventional thin film transistor;
- Figs. 2A-2E illustrate, in cross-section, a sequence of steps involved in the manufacture of the thin film transistor of the present invention; and
- Fig. 3 is a graph showing the relationship between the amount of polyimide ions implanted and the surface resistivity.
- Referring first to Figs. 2A-2E, an example of the thin film transistor of the present invention will hereinafter be described along with its manufacturing method.
- The manufacture starts with the preparation of the transparent insulating
substrate 11 as of glass, such as shown in Fig. 2A. Then thesource electrode 12 and thedrain electrode 13, each of which is a transparent conductive film of ITO, for example, are formed apart on thesubstrate 11, as depicted in Fig. 2B. After this, thesemiconductor layer 14 of amorphous silicon, for instance, is formed on thesubstrate 11 between the source and drainelectrodes - Next, in this embodiment, an insulating organic
molecular film 21 of polyimide, for example, is deposited all over the surfaces of theelectrodes layer 14 as depicted in Fig. 2D. The formation of thefilm 21 can be achieved by use of a spinner coating, offset printing, LB (Langmuir-Blodgett), or like process. The material for the insulating organicmolecular film 21 need not always be the polyimide but may also be stearic acid, diacetylene, phthalocyanine, anthracene, or the like. - Next, as shown in Fig. 2E, for example, N⁺ ions are selectively implanted into the top surface of the insulating organic
molecular film 21, corresponding to thesemiconductor layer 14, in an amount of 1 x 10¹⁷ ions/cm² or so with an accelerating energy of 90 KeV, by which chains of molecules in the limited upper region of the insulating organicmolecular film 21 are cut to form free carbon and hence provide conductivity therein, forming agate electrode 22. The thickness, sheet resistance, permeability and work function of thegate electrode 22 are determined according to the conditions for the ion implantation. The intermediate portion of the organicmolecular film 21 between thegate electrode 22 and thesemiconductor layer 14 will act as agate insulating film 23. - The thicknesses of the
gate electrode 22 and thegate insulating film 23 are selected in the ranges of, for instance, from 300 n.m. (3000 Å) to 1µm and from 100 - 300 n.m. (1000 to 3000 Å), respectively. Accordingly, the thickness of the insulating organicmolecular film 21, which is formed in the step shown in Fig. 2D, is selected substantially in the range of 400 - 1300 n.m. (4000 to 13000 Å). Incidentally, when Ar⁺ ions were implanted into a polyimide film with an acceleration energy of 150 KeV, the relationship between the surface resistivity of the film and the amount of ions implanted was such as shown in Fig. 3, from which it appears that the surface resistivity increases with an increase in the amount of ions implanted. Furthermore, the surface resistivity diminishes as the ion beam current density increases. - The formation of the
gate electrode 22 can be achieved by ion implantation into a predetermined region through use of a mask. It is also possible to perform the ion implantation into the predetermined region, without using the mask, by controlling an ion beam for X-Y scanning. - As described above, the thin film transistor of the present invention uses an insulating organic molecular film as the gate insulating film, so that the manufacture of this thin film transistor does not involve the use of such a plasma CVD process as would be needed for the formation of an inorganic insulating film. Accordingly, the
semiconductor layer 14 of good quality can be obtained. - In addition, since the region of the gate insulating film on the opposite side from the
semiconductor layer 14 is rendered into a conductive region containing free carbon for use as the gate electrode, its formation can be achieved simply by ion implantation. Therefore, the manufacturing process of the thin film transistor is simple as compared with the prior art process which involves two steps of forming a metallic film and selectively etching it away, for the formation of the gate electrode. - Moreover, since the gate electrode is formed in a limited region of the surface layer of the gate insulating film, the surface of the device is less uneven than in the case where a gate electrode of metal is formed on the gate insulating film. For instance, when the thin film transistor of the present invention is employed in a liquid crystal display element, wiring such as a gate bus does not much protrude from the surface of the device. This will lessen the possibility of breakage of the wiring, ensuring enhancement of the yield rate of product.
- In the case of using the thin film transistor of the present invention in the liquid crystal display element, the insulating organic
molecular layer 21 is formed all over the surfaces of the underlying layers and is processed for orientation. This eliminates the necessity of providing an oriented film and makes the surface of the device less uneven. - The characteristics of the thin film transistor can be controlled as desired, by selecting the conditions for ion implantation so that the
gate electrode 22 may have desired sheet resistance and work function. - It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.
Claims (14)
a source electrode (12) and a drain electrode (13) formed apart on an insulating substrate (11);
a semiconductor layer (14) formed on he substrate (11) between the source (12) and drain (13) electrodes;
a gate insulating film (23) formed in contact with the semiconductor (14); and
a gate electrode (22) formed in contact with the gate insulating film (23);
wherein the gate insulating film (23) is an insulating organic molecular film (21); and
wherein the gate electrode (22) is formed by a conductive layer containing free carbon in a selected region of the gate insulating film (23) on the opposite side from the semiconductor layer (14).
forming source and drain electrodes (12, 13) apart on an insulating substrate (11);
forming a semiconductor layer (14) on the insulating substrate (11) between the source and dain electrodes (12, 13);
forming an insulating organic molecular film (21) all over the source and drain electrodes (12, 13) and the semiconductor layer (14); and
selectively implanting ions into the top surface of the insulating organic molecular film (21), corresponding to the semiconductor layer (14), whereby chains of molecules in the surface region of the insulating organic molecular film (210 are cut to form free carbon, providing a conductive gate electrode (22).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT88100305T ATE75076T1 (en) | 1987-01-16 | 1988-01-12 | THIN FILM TRANSISTOR AND METHOD FOR ITS MANUFACTURE. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62007657A JPH065755B2 (en) | 1987-01-16 | 1987-01-16 | Thin film transistor |
JP7657/87 | 1987-01-16 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0275075A2 true EP0275075A2 (en) | 1988-07-20 |
EP0275075A3 EP0275075A3 (en) | 1989-04-12 |
EP0275075B1 EP0275075B1 (en) | 1992-04-15 |
Family
ID=11671889
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP88100305A Expired - Lifetime EP0275075B1 (en) | 1987-01-16 | 1988-01-12 | Thin film transistor and method of making the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US4943838A (en) |
EP (1) | EP0275075B1 (en) |
JP (1) | JPH065755B2 (en) |
AT (1) | ATE75076T1 (en) |
DE (1) | DE3869968D1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5079178A (en) * | 1988-12-19 | 1992-01-07 | L'etat Francais Represente Par Le Ministre Des Postes, Des Telecommunications Et De L'espace (Centre National D'etudes Des Telecommunications) | Process for etching a metal oxide coating and simultaneous deposition of a polymer film, application of this process to the production of a thin film transistor |
WO2005014511A1 (en) * | 2003-07-15 | 2005-02-17 | 3M Innovative Properties Company | Bis(2-acenyl)acetylene semiconductors |
US7649217B2 (en) | 2005-03-25 | 2010-01-19 | Arash Takshi | Thin film field effect transistors having Schottky gate-channel junctions |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6372534B1 (en) | 1995-06-06 | 2002-04-16 | Lg. Philips Lcd Co., Ltd | Method of making a TFT array with photo-imageable insulating layer over address lines |
DE19712233C2 (en) * | 1996-03-26 | 2003-12-11 | Lg Philips Lcd Co | Liquid crystal display and manufacturing method therefor |
US6940566B1 (en) * | 1996-11-26 | 2005-09-06 | Samsung Electronics Co., Ltd. | Liquid crystal displays including organic passivation layer contacting a portion of the semiconductor layer between source and drain regions |
CN1148600C (en) * | 1996-11-26 | 2004-05-05 | 三星电子株式会社 | Liquid crystal display using organic insulating material and manufacturing methods thereof |
US7291522B2 (en) * | 2004-10-28 | 2007-11-06 | Hewlett-Packard Development Company, L.P. | Semiconductor devices and methods of making |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0134026A1 (en) * | 1983-08-09 | 1985-03-13 | Polska Akademia Nauk Centrumbadan Molekularnych I Makromolekularnych | A method of manufacturing a macromolecular material conducting current on its surface |
JPS615577A (en) * | 1984-06-20 | 1986-01-11 | Hitachi Ltd | Thin film semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4770498A (en) * | 1982-07-12 | 1988-09-13 | Hosiden Electronics Co., Ltd. | Dot-matrix liquid crystal display |
-
1987
- 1987-01-16 JP JP62007657A patent/JPH065755B2/en not_active Expired - Lifetime
-
1988
- 1988-01-04 US US07/140,688 patent/US4943838A/en not_active Expired - Fee Related
- 1988-01-12 AT AT88100305T patent/ATE75076T1/en active
- 1988-01-12 EP EP88100305A patent/EP0275075B1/en not_active Expired - Lifetime
- 1988-01-12 DE DE8888100305T patent/DE3869968D1/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0134026A1 (en) * | 1983-08-09 | 1985-03-13 | Polska Akademia Nauk Centrumbadan Molekularnych I Makromolekularnych | A method of manufacturing a macromolecular material conducting current on its surface |
JPS615577A (en) * | 1984-06-20 | 1986-01-11 | Hitachi Ltd | Thin film semiconductor device |
Non-Patent Citations (5)
Title |
---|
APPLIED PHYSICS LETTERS, vol. 45, no. 4, 15th August 1984, pages 436-437, American Institute of Physics, New York, US; N. KOSHIDA et al.: "Application of ion implantation for doping of polyacetylene films" * |
JOURNAL OF MOLECULAR ELECTRONICS, vol. 1, no. 2, October/December 1985, pages 93-95, John Wiley & Sons, Ltd, Chichester, Sussex, GB; M.T. FOWLER et al.: "Forward bias electroluminescence from phthalocyanine langmuir-blodgett film/ZnSes MIS diodes" * |
PATENT ABSTRACTS OF JAPAN, vol. 10, no. 141 (E-406)[2198], 24th May 1986; & JP-A-61 005 577 (HITACHI SEISAKUSHO K.K.) 11-01-1986 * |
THIN SOLID FILMS, vol. 60, no. 3, July 1979, pages 265-277, Elsevier Sequoia S.A., NL; P.S. VINCETT et al.: "Preparation of langmuir-blodgett "built-up" multilayer films of a lightly substituted model aromatic anthracene" * |
THIN SOLID FILMS, vol. 89, no. 4, March 1982, pages 395-399, Elsevier Sequoia, Lausanne, CH; J.P. LLOYD et al.: "Langmuir-blodgett films in amorphous silicon MIS structures" * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5079178A (en) * | 1988-12-19 | 1992-01-07 | L'etat Francais Represente Par Le Ministre Des Postes, Des Telecommunications Et De L'espace (Centre National D'etudes Des Telecommunications) | Process for etching a metal oxide coating and simultaneous deposition of a polymer film, application of this process to the production of a thin film transistor |
WO2005014511A1 (en) * | 2003-07-15 | 2005-02-17 | 3M Innovative Properties Company | Bis(2-acenyl)acetylene semiconductors |
US7109519B2 (en) | 2003-07-15 | 2006-09-19 | 3M Innovative Properties Company | Bis(2-acenyl)acetylene semiconductors |
US7649217B2 (en) | 2005-03-25 | 2010-01-19 | Arash Takshi | Thin film field effect transistors having Schottky gate-channel junctions |
Also Published As
Publication number | Publication date |
---|---|
US4943838A (en) | 1990-07-24 |
ATE75076T1 (en) | 1992-05-15 |
EP0275075B1 (en) | 1992-04-15 |
JPH065755B2 (en) | 1994-01-19 |
DE3869968D1 (en) | 1992-05-21 |
JPS63177472A (en) | 1988-07-21 |
EP0275075A3 (en) | 1989-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1303873B1 (en) | Thin film transistors and their manufacture | |
US4479831A (en) | Method of making low resistance polysilicon gate transistors and low resistance interconnections therefor via gas deposited in-situ doped amorphous layer and heat-treatment | |
US4633284A (en) | Thin film transistor having an annealed gate oxide and method of making same | |
US5273920A (en) | Method of fabricating a thin film transistor using hydrogen plasma treatment of the gate dielectric/semiconductor layer interface | |
US4797108A (en) | Method of manufacturing amorphous silicon field effect transistors | |
US4994401A (en) | Method of making a thin film transistor | |
GB2215126A (en) | Semiconductor devices | |
EP0275075B1 (en) | Thin film transistor and method of making the same | |
JPS5863173A (en) | Polycrystalline thin film transistor | |
JP3055782B2 (en) | How to manufacture thin film transistors | |
JPS6042868A (en) | Manufacture of amorphous silicon thin film fet | |
KR100291254B1 (en) | Manufacturing method of silicon thin film conductive element | |
EP0329274A1 (en) | A method of forming anodised regions on an anodisable metal layer | |
KR100469503B1 (en) | How to crystallize amorphous film | |
CN109037234B (en) | Array substrate and preparation method thereof | |
KR970000461B1 (en) | Thin film transistor & method of manufacturing the same | |
JPH0572749B2 (en) | ||
JPH01136373A (en) | Manufacture of thin-film semiconductor device | |
KR970011502B1 (en) | Thin film transistor manufacturing method | |
JPH02196470A (en) | Thin film transistor and manufacture thereof | |
CN1263158C (en) | Grid structure and manufacture method as well as MOS part of grid structure | |
JPH02244673A (en) | Electronic element using organic semiconductor and manufacture thereof | |
JPH0555261A (en) | Manufacture of thin film transistor | |
Nelson et al. | Tutt et a | |
JPH04307741A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19880112 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE |
|
17Q | First examination report despatched |
Effective date: 19910527 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HOSIDEN CORPORATION |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 19920415 Ref country code: LI Effective date: 19920415 Ref country code: ES Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY Effective date: 19920415 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19920415 Ref country code: BE Effective date: 19920415 Ref country code: AT Effective date: 19920415 Ref country code: CH Effective date: 19920415 Ref country code: SE Effective date: 19920415 |
|
REF | Corresponds to: |
Ref document number: 75076 Country of ref document: AT Date of ref document: 19920515 Kind code of ref document: T |
|
REF | Corresponds to: |
Ref document number: 3869968 Country of ref document: DE Date of ref document: 19920521 |
|
ET | Fr: translation filed | ||
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19930131 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19951130 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19960103 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19960131 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19960227 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19970112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19970801 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19970112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19970930 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 19970801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19971001 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |