EP0242109A2

EP0242109A2 - Parallel computation network

Info

Publication number: EP0242109A2
Application number: EP87303018A
Authority: EP
Inventors: John Stewart Denker
Original assignee: American Telephone and Telegraph Co Inc; AT&T Corp
Current assignee: AT&T Corp
Priority date: 1986-04-14
Filing date: 1987-04-07
Publication date: 1987-10-21
Anticipated expiration: 2007-04-07
Also published as: CA1258318A; DE3787396D1; ES2042555T3; DE3787396T2; JP2509615B2; EP0242109A3; US4731747A; JPS62296283A; SG26194G; EP0242109B1

Abstract

Superior performance is achieved by equalizing the time constants of amplifiers used in highly parallel computational networks. In accordance with one aspect of the invention a feedback arrangement is employed where the prior art resistance (FIG. 2, 22) between the input of each amplifier i and ground, and the capacitor (31) between the input of each amplifier and ground are instead connected in parallel between the input of each amplifier and its corresponding output. In accordance with another aspect of the invention a balanced impedance arrangement (FIG. 3) is employed where, for example, a zero current with a non-zero thevenin conductance is achieved by employing equal valued T

j and T

Description

Background of the Invention

This relates to apparatus for parallel processing of signals.
Recently, advances in the computational circuits art have brought to the forefront a class of highly parallel computation circuits that solve a large class of complex problems in analog fashion. These circuits comprise a plurality of amplifiers having a sigmoid transfer function and a resistive feedback network that connects the output of each amplifier to the input of the other amplifiers. Each amplifier input also includes a capacitor connected to ground and a conductance connected to ground which may or may not include a capacitor and a conductor in addition to the parasitic capacitance and conductance. Input currents are fed into each amplifier input, and output is obtained from the collection of output voltages of the amplifiers.
A generalized diagram of this circuit is shown in FIG. 1, depicting amplifiers 10, 11, 12, 13 and 14 with positive and negative outputs V,, V₂, V₃, V., and V_N, respectively. Those outputs are connected to an interconnection block 20 which has output lines 41-45 connected to the input ports of amplifiers 10-14, respectively. Within interconnection block 20, each output voltage V_i is connected to each and every output line of block 20 through a conductance (e.g., resistor). For convenience, the conductance may be identified by the specific output line (i.e., source) that is. connected by the conductance to a specific voltage line. For example, T
identifies the conductance that connects the non-inverting output V₂ to the input of the first amplifier (line 41).
Also connected to each amplifier input port is a parallel arrangement of a resistor and a capacitor (with the second lead of the resistor and capacitor connected to ground), and means for injecting a current into each input port (from some outside source).
Applying Kirchoffs current law to the input port of each amplifier i of FIG. 1 yields the equation:
where

C_i is the capacitance between the input of amplifier i and ground,
is the equivalent resistance and it equals
, where p_i is the resistance between the input of amplifier i and ground, U_i is the voltage at the input of amplifier i,
T
j is the a conductance between the non-inverting output of amplifier j and the input of amplifier i,
Tij is the a conductance between the inverting output of amplifier j and the input of amplifier i, V_i is the positive output voltage of amplifier j, related to U_i by the equation V_i = gi(U_j), and I i is the current driven into the input port of amplifier i by an external source. When
may for convenience be expressed as T_ij, and it is well known that a circuit satisfying equation (1) with symmetric T_ij terms is stable. It is also well known that such a circuit responds to applied stimuli, and - reaches a steady state condition after a short transition time. At steady state, du_i/dt = 0 and dV/dt = 0.

With this known stability in mind, the behavior of other functions may be studied which relate to the circuit of FIG. 1 and involve the input signals of the circuit, the output signals of the circuit, and/or the circuit's internal parameters.
Indeed, a function was studied that has the form
where gi ^I (v) is a function that is related to the gain of the emplifiers and is such that the integral of the function

gr (V) approaches 0 as the gain of amplifier i approaches infinity. Also, the time derivative of the function E is negative, and that it reaches 0 when the time derivative of voltages V; reaches 0. Since equation (1) assures the condition of dV_i /dt approaching 0 for all i, the function E of equation (2) is assured of reaching a stable state. The discovery of this function E led to the use of the FIG. 1 circuit in problem solving applications in associative memory applications, and in decomposition problems.

The FIG. 1 circuit can solve problems which can be structured so that the function to be minimized has at most second order terms in some parameters of the problem to permit correspondence to Equation (2). Other problems, however, may require the minimization of equations that contain terms of order higher than two. Those problems are solvable through the use of interneuron amplifiers wherein the
are conductances that assume different values, which are a function of the problem to be solved. The different values, however, cause the circuit to behave differently in response to different stimuli because of the different time constants associated with each amplifier.

Summary of the Invention

Superior performance is achieved by equalizing the time constants of amplifiers used in highly parallel computational networks. One technique employs a feedback arrangement where the resistance between the input of each amplifier i and ground, and the capacitor between the input of each amplifier and ground are instead connected in parallel between the input of each amplifier and its corresponding output. A second technique employs a balanced impedance arrangement where, for example, a zero current with a non-zero thevenin conductance is achieved by employing equal valued
T+ and Tij conductances.

Brief Description of the Drawing

FIG. 1 describes the prior art highly interconnected analog network;
FIG. 2 describes a network constructed in accordance with the virtual ground approach of our invention; and
FIG. 3 describes a network constructed in accordance with the balanced conductance approach of our invention.

Detailed Description

The FIG. 1 circuit includes a capacitor and a resistor between each amplifier input and ground. The capacitor is the element that controls the time constant, or speed, of the circuit and in ordinary circuit it would behoove the designer to make the capacitor as small as practicable. The circuit of FIG. 1, however, permits feedback to be established through what effectively is a series connection of a number of amplifiers. Without any capacitance in the circuit, instability would almost certainly occur. Even with capacitance in the circuit an instability condition could result except that, with selection of the T_ijconductances, stability is maintained.
There is an additional aspect to the presence of the capacitors. When the feedback paths to a particular capacitor of FIG. 1 are combined to appear as a single equivalent voltage and an equivalent resistance, R_e, it becomes readily apparent that a pole exists in the frequency domain. That pole derives from the voltage division action of the capacitor and its parallel resistor, yielding a gain equation for each amplifier that is related to 1/(1 + sCR_e). From this it is apparent that the pole position is a function of the feedback resistors and, therefore, we can expect different pole positions associated with different amplifiers in the FIG. 1 circuit. In turn, we should expect different speeds of response from the different amplifiers. What this means is that the circuit of FIG. 1 minimizes the energy function of Equation (2), but the manner in which it reaches this minimum is less than optimum since the slowest amplifier dictates the response time of the entire circuit.
In accordance with one aspect of my invention, the problem of different pole positions is obviated with the circuit of FIG. 2 where each capacitor (and its parallel resistor) is connected between its associated amplifier output and its negative input. The result is a virtual ground operation with an associated gain equation of R/Re(1 + sCR), where R is the resistor connected in parallel with the capacitor. That yields a fixed pole that is related solely to the capacitor and its parallel resistor. Correspondingly, the result is equal speeds of response to all of the amplifiers, and the fastest settling time of the circuit for a given capacitance value.
In accordance with another aspect of my invention, the problem of different pole positions is obviated with the circuit of FIG. 3. Therein, amplifier 10 is shown with input capacitor 11 and an input resistor 12 connected between the input of amplifier 10 and ground. Also connected to the input of amplifier 10 are conductance pairs
, and
derives its input from the output of amplifier i, and the output impedance of the amplifiers is assumed to be negligible.
The prior art computations of the T ij values yield either positive or negative T_ij terms of different magnitudes. Since the amplifier input nodes are essentially at zero voltage potential, a negative T_ijsimply means that current flows out of the amplifier's input node. A positive T_ii means that current flows into the amplifier's input node. In the prior art, when a computed T_ij is negative, the neural network of FIG. 1 incorporates a TTj element into the matrix. Correspondingly, when a computer T_ij is positive, the neural network of FIG. 1 incorporates a T
j element into the matrix. From this it can be seen that
are disjoint; that is, either one or the other but not both appear at any one time.
In accordance with my invention, regardless of the required sign and magnitude of the computed T_ij, both the
conductances are included in the matrix, as shown in FIG. 3. The effective conductance presented to amplifier 10 by the conductance pair
and that sum, in accordance with the principles of my invention, is arranged to be constant. Since that effective conductance is constant, e.g., K. the effective overall conductance presented at the input node of each amplifier is also constant, and that results in equal speeds of response for the amplifiers. On the other hand, the current that is actually flowing into each amplifier's input node must be different, as specified by the computed T_ij, and that current is equal to
. That value, e.g., +A, can be obtained while maintaining the requirement that (T
+ T
) = K by selecting the magnitude of T
to be equal
(K + A) by the magnitude of T
to be equal
(K - A).
To those skilled in the art to which this invention relates, many changes in embodiments and applications of the invention will suggest themselves without departing from the spirit and scope of the invention. For example, in situations where there are a large number of required zero currents flowing into the amplifier nodes, and it is more convenient to create conductances of magnitude K (rather than some value between K and 0), it may be useful to create T+ = Tj = K conductances at half of the amplifiers, and zero conductances at the other half of the amplifiers. In light of the above, the disclosures and the description herein are to be taken as purely illustrative, and not limiting in any sense.

Claims

1. A network comprising:

a plurality of amplifiers A_i (10) each having an input node at which there is developed and input voltage U_i, and each developing a non-inverting output V; and an inverting output -V _i, with both of said outputs being related to said input by a sigmoid function g_i;

means for applying input current I _i (101 ) to said input of each of said amplifiers A_i;

a conductance network for connecting said positive and negative outputs to said inputs, CHARACTERIZED IN THAT

said conductance network comprising conductance values selected for the nature of the decisional operation for which it is intended to minimize the energy function

where V; and V_j are output voltages of said amplifiers A_i and A_j, respectively, T_ij is a conductance that relates the amplified input voltage of amplifier Ai, having a gain function g(Ui), to the input node of amplifier A_j, R_i is the equivalent resistance at said input of said amplifier A_i,

and g_i is the inverse of gi, and

means for equalizing the speed of response of said amplifiers.

2. The network of claim 1 wherein said means for equalizing comprises a subnetwork (FIG. 2) associated with each of said amplifiers and connected between the input and the negative output of each of said amplifiers.

3. The network of claim 2 wherein said subnetwork comprises a parallel interconnection of a resistor (32) and a capacitor (31).

4. The network of claim 1 wherein said means for equalizing includes the use of a conductance Tij with each conductance

is a constant and

is equal to said conductance T_ij,

where T_+ij is a conductance connected between output V_i of amplifier A_i and the input node of amplifier

A_jand Tij is a conductance connected between output -V_i of amplifier A_i and the input node of amplifier A_i.

5. The network of claim 1 wherein the means for said equalizing includes the use (FIG. 3) of conductances in said conductance network whose sum is essentially of a preselected value.

6. The network of claim 1 wherein said T

j and said T

j are always present in pairs.

7. The network of claim 1 wherein said T

j and said T

j are not disjoint.