EP0241288B1 - Microprocessor video display system - Google Patents
Microprocessor video display system Download PDFInfo
- Publication number
- EP0241288B1 EP0241288B1 EP87303096A EP87303096A EP0241288B1 EP 0241288 B1 EP0241288 B1 EP 0241288B1 EP 87303096 A EP87303096 A EP 87303096A EP 87303096 A EP87303096 A EP 87303096A EP 0241288 B1 EP0241288 B1 EP 0241288B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- video
- cpu
- video memory
- memory
- video display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
Definitions
- This invention relates to a microprocessor video display system of the type in which a microprocessor CPU ( central processor unit ) and video control logic for producing the video image signal for display share a common video memory.
- a microprocessor CPU central processor unit
- video control logic for producing the video image signal for display share a common video memory.
- a Z80 microprocessor can be used in such an arrangement, with the video memory directly accessible by both the microprocessor CPU and the video control logic (VCL).
- VCL video control logic
- the stardard solution to the problem of providing a piece of memory accessable by both the CPU and the VCL is to prevent access by the CPU to the video memory during video data read operations by the VCL. This is normally done with a signal called WAIT, which forces the CPU to suspend memory access cycles and go into an inactive state, and so prevents contention. However, this reduces the performance of the CPU because it must then spend part of its time inactive, with the result that the programs running on it run more slowly.
- a microcomputer system such as for example one based on the Z80 microprocessor and with a pixel-mapped video display
- the video control logic it is necessary for the video control logic to read data regularly from the video memory to convert it into the signals to drive the display device, which may be, for example, a television set.
- the VCL it is not possible for the VCL to delay data read operations, or there would be gaps visible in the displayed picture.
- the display system is therefore organised so that the time necessary for the given video data read operation, i.e. the time it takes for that data to be displayed on the video display device, corresponds to the time it takes for twice that amount of data to be read from the video memory.
- the inventor has appreciated therefore, that it may be considered that a given video data read cycle has an interval of two video memory cycle times during which the video data read cycle may take place.
- the inventor has also appreciated that it can be assumed that the CPU will not perform two video memory access cycles in a row, providing the video armory access rate and the CPU clock rate are substantially the same. This assumption is valid because the Z80 performs two basic types of memory cycle, the opcode fetch cycle and the data read or write cycle.
- the opcode fetch cycle is four clock periods long, and the memory read or write cycle is three clock periods long. Therefore, the shortest possible interval is between two consecutive memory read or write cycles, which will be three cycle times apart.
- the contention mechanism operates on the basis that during the first of the two video memory cycles available to the VCL for each pixel the video data ready cycle will occur, unless the CPU wishes to perform a video armory cycle, in which case the video data ready cycle is deferred until the second of the cycles times in its interval. If a video memory read cycle has taken place in the first of these two cycles then a CPU cycle may freely take place in the second. Therefore both the video display mechanism and the CPU have what is effectively non-delayed access to the video memory.
- Both figures illustrate a pixel-mapped video memory 10 accessible both by a Z80 CPU 12 and by video control logic (VCL) 14 which supplies data on an output 16 to a video display device (not shown) incorporating a cathode ray tube screen.
- VCL video control logic
- the VLC does not send a WAIT command to the CPU but, as shown in Figure 2, the VCL makes an enquiry MREQ of the CPU as to whether the CPU is attempting to address video memory, and if it is the VCL defers its video memory read operation by one video memory cycle period. This goes contrary to the accepted practice because it introduces delay into the video data for the display.
- the present inventor has appreciated that a delay of just one video memory cycle period can be tolerated.
- the video memory access rate is equal to the CPU clock rate, and each CPU operation cycle takes at least two CPU clock periods, only one of which will ever involve a video memory access, the CPU will never call for video memory access on two successive CPU clock periods.
- VCL VCL
- the mechanism described and illustrated is used in a microcomputer application to allow the memory which holds the video display data to be read by both the microprocessor and the video display hardware. This it does in a manner which causes no reduction in the performance of the microprocessor, by interleaving the video read cycles between the microprocessor memory cycles in such a manner that a video read cycle may be shifted to allow the microprocessor immediate access to the memory.
- the standard mechanism to perform this would delay the microprocessor cycle, and therefore reduce the performance of the microprocessor.
- the microprocessor CPU can have the maximum possible performance as it is not degraded by the video control logic.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Image Input (AREA)
- Digital Computer Display Output (AREA)
Description
- This invention relates to a microprocessor video display system of the type in which a microprocessor CPU ( central processor unit ) and video control logic for producing the video image signal for display share a common video memory.
- A Z80 microprocessor can be used in such an arrangement, with the video memory directly accessible by both the microprocessor CPU and the video control logic (VCL). In this situation, it is necessary to provide an arbitration scheme to cope with the situation where simultaneous memory accesses are attempted by both the CPU and the VCL. This situation is termed "contention".
- The stardard solution to the problem of providing a piece of memory accessable by both the CPU and the VCL, an example of which is described in Electronics Volume 52, No. 14, pages 136-139, is to prevent access by the CPU to the video memory during video data read operations by the VCL. This is normally done with a signal called WAIT, which forces the CPU to suspend memory access cycles and go into an inactive state, and so prevents contention. However, this reduces the performance of the CPU because it must then spend part of its time inactive, with the result that the programs running on it run more slowly.
- The present inventor has however appreciated that this inactivity can be avoided in normal circumstances. The invention is defined in the appended claims to which reference should now be made.
- In a microcomputer system such as for example one based on the Z80 microprocessor and with a pixel-mapped video display, it is necessary for the video control logic to read data regularly from the video memory to convert it into the signals to drive the display device, which may be, for example, a television set. It is not possible for the VCL to delay data read operations, or there would be gaps visible in the displayed picture. The display system is therefore organised so that the time necessary for the given video data read operation, i.e. the time it takes for that data to be displayed on the video display device, corresponds to the time it takes for twice that amount of data to be read from the video memory. The inventor has appreciated therefore, that it may be considered that a given video data read cycle has an interval of two video memory cycle times during which the video data read cycle may take place.
- The inventor has also appreciated that it can be assumed that the CPU will not perform two video memory access cycles in a row, providing the video armory access rate and the CPU clock rate are substantially the same. This assumption is valid because the Z80 performs two basic types of memory cycle, the opcode fetch cycle and the data read or write cycle. The opcode fetch cycle is four clock periods long, and the memory read or write cycle is three clock periods long. Therefore, the shortest possible interval is between two consecutive memory read or write cycles, which will be three cycle times apart.
- Thus in accordance with this invention in such a system the contention mechanism operates on the basis that during the first of the two video memory cycles available to the VCL for each pixel the video data ready cycle will occur, unless the CPU wishes to perform a video armory cycle, in which case the video data ready cycle is deferred until the second of the cycles times in its interval. If a video memory read cycle has taken place in the first of these two cycles then a CPU cycle may freely take place in the second. Therefore both the video display mechanism and the CPU have what is effectively non-delayed access to the video memory.
- An example of the invention will now be described in more detail by way of example with reference to the accompanying drawing, in which:
- Figure 1 is a block diagram of the relevant part of a known microprocessor video display system, and
- Figure 2 is a block diagram of the corresponding part of a microprocessor video display system embodying the invention.
- Both figures illustrate a pixel-mapped
video memory 10 accessible both by aZ80 CPU 12 and by video control logic (VCL) 14 which supplies data on anoutput 16 to a video display device (not shown) incorporating a cathode ray tube screen. - In the known arrangement of Figure 1, when the
VCL 14 calls for a data item from thememory 10 it also sends aWAIT command 18 to the CPU, if the CPU is also attempting to address the video armory, to render the CPU inactive for one video memory access cycle so as to avoid any danger of contention. This is logical enough because the display device has to be fed an uninterrupted supply of data otherwise the display will have gaps in it. - In accordance with this invention the VLC does not send a WAIT command to the CPU but, as shown in Figure 2, the VCL makes an enquiry MREQ of the CPU as to whether the CPU is attempting to address video memory, and if it is the VCL defers its video memory read operation by one video memory cycle period. This goes contrary to the accepted practice because it introduces delay into the video data for the display.
- However, because the video data can in fact be read from the video memory twice as fast as is necessary to supply the display, the present inventor has appreciated that a delay of just one video memory cycle period can be tolerated. Furthermore, because the video memory access rate is equal to the CPU clock rate, and each CPU operation cycle takes at least two CPU clock periods, only one of which will ever involve a video memory access, the CPU will never call for video memory access on two successive CPU clock periods.
- Deferring of a VCL video memory read cycle will thus never arise on two successive video memory access cycles and the VCL will thus always be able to maintain delivery of video data at the required rate to the display.
- In summary, therefore, the mechanism described and illustrated is used in a microcomputer application to allow the memory which holds the video display data to be read by both the microprocessor and the video display hardware. This it does in a manner which causes no reduction in the performance of the microprocessor, by interleaving the video read cycles between the microprocessor memory cycles in such a manner that a video read cycle may be shifted to allow the microprocessor immediate access to the memory. The standard mechanism to perform this would delay the microprocessor cycle, and therefore reduce the performance of the microprocessor. In the present system the microprocessor CPU can have the maximum possible performance as it is not degraded by the video control logic.
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8608776 | 1986-04-10 | ||
GB868608776A GB8608776D0 (en) | 1986-04-10 | 1986-04-10 | Video memory contention mechanism |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0241288A2 EP0241288A2 (en) | 1987-10-14 |
EP0241288A3 EP0241288A3 (en) | 1989-02-08 |
EP0241288B1 true EP0241288B1 (en) | 1992-03-04 |
Family
ID=10595998
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP87303096A Expired - Lifetime EP0241288B1 (en) | 1986-04-10 | 1987-04-09 | Microprocessor video display system |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0241288B1 (en) |
DE (1) | DE3776940D1 (en) |
ES (1) | ES2029833T3 (en) |
GB (2) | GB8608776D0 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2036559T3 (en) * | 1987-03-20 | 1993-06-01 | International Business Machines Corporation | COMPUTER SYSTEM WITH VIDEO SUBSYSTEM. |
US5001652A (en) * | 1987-03-20 | 1991-03-19 | International Business Machines Corporation | Memory arbitration for video subsystems |
JP2557077B2 (en) * | 1987-12-21 | 1996-11-27 | エイ・ティ・アンド・ティ グローバル インフォメーション ソルーションズ インターナショナル インコーポレイテッド | Synchronous access type character display system |
GB9027678D0 (en) * | 1990-12-20 | 1991-02-13 | Ncr Co | Videographics display system |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4263648A (en) * | 1978-12-26 | 1981-04-21 | Honeywell Information Systems Inc. | Split system bus cycle for direct memory access of peripherals in a cathode ray tube display system |
JPS55127656A (en) * | 1979-03-26 | 1980-10-02 | Agency Of Ind Science & Technol | Picture memory unit |
JPS588348A (en) * | 1981-07-07 | 1983-01-18 | Sony Corp | Microcomputer |
JPS58192148A (en) * | 1982-05-07 | 1983-11-09 | Hitachi Ltd | Operation processor |
-
1986
- 1986-04-10 GB GB868608776A patent/GB8608776D0/en active Pending
-
1987
- 1987-04-09 DE DE8787303096T patent/DE3776940D1/en not_active Expired - Lifetime
- 1987-04-09 GB GB8708478A patent/GB2189632B/en not_active Expired - Lifetime
- 1987-04-09 ES ES87303096T patent/ES2029833T3/en not_active Expired - Lifetime
- 1987-04-09 EP EP87303096A patent/EP0241288B1/en not_active Expired - Lifetime
Non-Patent Citations (2)
Title |
---|
ELECTRONIC DESIGN volume 27, no.16, 2nd August 1979, pages 90-93; C. Boisvert: "Simplify CRT-system design with transparent adressing - it comes on a controller chip" * |
ELECTRONICS volume 52, no.14, 5th July 1979, pages 136-139; L. Trottier et al.: "Transparent memory ends conflicts over CRT control" * |
Also Published As
Publication number | Publication date |
---|---|
EP0241288A2 (en) | 1987-10-14 |
GB2189632A (en) | 1987-10-28 |
GB8708478D0 (en) | 1987-05-13 |
GB8608776D0 (en) | 1986-05-14 |
ES2029833T3 (en) | 1992-10-01 |
DE3776940D1 (en) | 1992-04-09 |
GB2189632B (en) | 1990-03-14 |
EP0241288A3 (en) | 1989-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6583771B1 (en) | Display controller for controlling multi-display type display, method of displaying pictures on multi-display type display, and multi-display type information processing system | |
EP0103982B1 (en) | Display control device | |
US6097401A (en) | Integrated graphics processor having a block transfer engine for automatic graphic operations in a graphics system | |
US5592194A (en) | Display controller | |
CN1981519B (en) | Method and system for displaying a sequence of image frames | |
US5151997A (en) | Computer with adaptable video circuitry | |
US5710570A (en) | Information processing unit having display functions | |
EP0241288B1 (en) | Microprocessor video display system | |
US5202669A (en) | Display control device for superimposing data with a broadcast signal on a television screen | |
US5027290A (en) | Computer workstation including video update arrangement | |
US7205957B2 (en) | Mechanism for adjusting the operational parameters of a component with minimal impact on graphics display | |
US6392654B1 (en) | Method and apparatus for processing data with improved concurrency | |
US5047759A (en) | Image display system | |
US5548774A (en) | Microcomputer system providing time management enabling control and acquisition of data indicative of condition changes occurring at high speed | |
EP0293200B1 (en) | Computer workstation including video update arrangement | |
EP0180593B1 (en) | Cathode ray tube display system | |
JPH05333805A (en) | Display controller | |
JPS5817493A (en) | Method of memorizing and searching display data for video display terminal | |
KR0165229B1 (en) | Real time processing system having vsb interfacing graphic board | |
JPH10240317A (en) | Module device | |
GB2329985A (en) | Shared memory control method | |
EP0314501A2 (en) | Computer workstation with interrupt signalling arrangement | |
US20050001809A1 (en) | Robust LCD controller | |
EP0121810A2 (en) | Microprocessor | |
JPS60157384A (en) | Display memory controlling circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): BE DE ES FR IT NL SE |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): BE DE ES FR IT NL SE |
|
17P | Request for examination filed |
Effective date: 19890511 |
|
17Q | First examination report despatched |
Effective date: 19910514 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: AMSTRAD PUBLIC LIMITED COMPANY |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): BE DE ES FR IT NL SE |
|
REF | Corresponds to: |
Ref document number: 3776940 Country of ref document: DE Date of ref document: 19920409 |
|
ITF | It: translation for a ep patent filed |
Owner name: STUDIO TORTA SOCIETA' SEMPLICE |
|
ET | Fr: translation filed | ||
ITTA | It: last paid annual fee | ||
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2029833 Country of ref document: ES Kind code of ref document: T3 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
EAL | Se: european patent in force in sweden |
Ref document number: 87303096.9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19950430 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: BE Payment date: 19950601 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 19950606 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 19950609 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19950627 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19950628 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Effective date: 19960410 Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19960410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Effective date: 19960430 |
|
BERE | Be: lapsed |
Owner name: AMSTRAD P.L.C. Effective date: 19960430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19961101 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19961227 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19970101 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 19961101 |
|
EUG | Se: european patent has lapsed |
Ref document number: 87303096.9 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 19990201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20050409 |