EP0053487A1 - Test apparatus for signal timing measurement - Google Patents
Test apparatus for signal timing measurement Download PDFInfo
- Publication number
- EP0053487A1 EP0053487A1 EP19810305596 EP81305596A EP0053487A1 EP 0053487 A1 EP0053487 A1 EP 0053487A1 EP 19810305596 EP19810305596 EP 19810305596 EP 81305596 A EP81305596 A EP 81305596A EP 0053487 A1 EP0053487 A1 EP 0053487A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- flip
- signals
- flop
- transistors
- test apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G04—HOROLOGY
- G04F—TIME-INTERVAL MEASURING
- G04F10/00—Apparatus for measuring unknown time intervals by electric means
Definitions
- the present invention relates to test apparatus for measuring the time difference between two signals, paticu- larly signals which are cycled repeatedly.
- Such apparatus is frequently required in the development and monitoring of digital electronic circuitry.
- the primary need is often merely to determine which of two signals is the first to undergo a transition, but it is often desirable also to be able to measure the time interval between the two signals.
- a clock oscillator and counter can be used, with gating circuitry which opens a gate to allow clock pulses into the counter when the first signal changes and closes the gate to freeze the count in the counter when the. second signal changes.
- Another known technique is to use an oscilloscope, either a single trace oscilloscope with the trace triggered by one signal and showing the other, or a dual trace oscilloscope.
- the known techniques generally involve a substantial amount of complex and expensive equipment. Also, when the time intervals to be measured are very small, in the sub- nanosecond range, some of the known techniques fail because they cannot cope with such speeds.
- the object of the present invention is to provide test apparatus for measuring the time difference between two signals which is both simple and fast.
- the present invention provides test apparatus for determining the time interval betwwen two signals, characterized by a pair of probes for picking up the two signals, circuitry for adjusting the polarities of levels of the signals, a pair of cross-coupled transistors, forming a simple flip-flop, input circuitry to the flip-flop to apply the signals to the flip-flop so as to cause the flip-flop to change from an initial abnormal state with both transistors in the same state to a normal state with the two transistors. in opposite states, detection circuitry fed from the two transistors to determine the difference between their outputs, and display means fed by the detection circuitry.
- FIG. 1 shows the main units of the test apparatus.
- Two probes 16 and 18 are attached to the two points at which the two signals, whose timings are to be compared, appear.
- Two switches 20 and 21 select the probe outputs either direct or via level changing circuits 10 and 13, which are TTL to CML level shifters.
- the switches 20 and 21 feed respective CML buffers 11 and 14, from which either the positive (direct) or negative (inverted, complemented) outputs can be selected by two more switches 22 and 23.
- the two switches 22 and 23 feed a CML flip-flop circuit 12, which is the key to the signal comparison process.
- This circuit 12 feeds a detection circuit 24, which in turn feeds a display unit 15 which displays an indication of the timing difference between the two signals.
- a bias oscillator 20 which produces a sine wave output of frequency low compared to that of the signals being compared, is coupled to one input to the flip-flop 12.
- a power supply 25 provides power for the remainder of the circuitry. In some circumstances, the circuitry can obtain its power supplies from the computer being tested instead of having its own independent power supply 25.
- FIG. 2 shows the CML flip-flop 12 in detail. This comprises two transistors Q2 and Q3, cross-coupled and connected in series with two resistors R1 and R2 respectively as shown, to form a bistable circuit, together with two * input transistors Q1 and Q2 connected across Q2 and Q3 as shown.
- This circuit is a very simple and primitive form of flip-flop, without any of the elaboration of input circuitry and clocking which is normally included in flip-flops as understood nowadays.
- logical 1 is high, logical 0 is low.
- the "normal” or quiescent state of the inputs to the flip-flop is both 0 (low). This means that Q1 and Q4 are both turned off.
- the flip-flop can be in either of its two "normal” states: either Q2 on and Q3 off, or Q2 off and Q3 on.
- a "normal” change of flip-flop state is accomplished by one or other, but not both, of the inputs going momentarily to 1. Say the input to Q1 goes briefly to 1. This turns on Q1, forcing the collector of Q1 and hence the base of Q3 low, and hence turning off Q3 and forcing the base of Q2 high, so turning on Q2. This forces the flip-flop to one of its two normal states, and it remains in that state when the input to Q1 goes back to 0.
- signals Qlb and Q4b are the input signals applied to the bases of Q1 and Q4, and signals Q2c and Q3c are the signals appearing at the collectors of Q2 and Q3.
- the input signals are both initially at 1; the full line graphs show what happens when the input to Q1 is the first to fall to 0, and the broken line graphs show what happens when the input to Q4 is the first to drop to 0.
- the two inputs to the flip-flop are the two signals picked off by the probes 16 and 18. It is assumed that these two signals are both initially at 1, and it is required to determine which is the first to drop to 0. (If either or both is changing from 0 to 1, the CML buffers 11 and 14 can be used to invert them appropriately.) At time t0, when both have dropped to 0, the state of flip-flop 12 is dependent on which of the two signals was the first to change.
- the detection circuit 24 is fed by the collectors of both transistors Q2 and Q3 of flip-flop 12 as shown, and forms the difference between the two voltages. This difference has a polarity dependent on the state of the flip-flop when the flip-flop is in either normal state, as indicated in Figure 3. Hence a positive voltage from circuit 24 indicates that the signal on probe 16 was the first to change, a negative voltage, that the signal on probe 18 was the first to change.
- the display device 15 indicates the sign of this voltage.
- the system under test will be cycling, and the signals picked up by the probes will return to 1 at some time after t0, probably (but not necessarily) in the same sequence that they went to 0.
- the flip-flop 12 will then be forced back to the abnormal state, and will return to the normal state as soon as one or other of its input signal goes back to 0.
- the output from the detection circuit 24 will probably be a pulse signal of one or other polarity.
- This bias oscillator 20 provides a sinusoidal bias signal whose frequency is low compared to the cycle frequency of the system under test. This bias signal enables the time interval between the changes of the two signals being picked up by probes 16 and 18 to be measured, instead of merely the sign of this time interval being determined, as has been described so far.
- a slow sine wave bias is used, as already stated.
- the effect of this is shown in Figure 5.
- the two signals V1 and V2 are shown cycling repeatedly.
- the slow sine wave Vb carries the signal V1 up and down with respect to the critical voltage, so the instant at which the voltage ' V1 + Vb crosses the critical voltage will move relative to the instant at which the signal V2 crosses Vc.
- the output Q2c - Q3c of the flip-flop 12 will consist of a series of positive pulses, as the flip-flop is repeatedly set to the same state on each signal cycle.
- the flip-flop will be set to the other state, and its output will therefore be a series of pulses of the opposite polarity, until the bias voltage Vb drops back to the level where the change-over occurred.
- the detection circuit 24 will therefore be fed with a signal somewhat as shown in Figure 5. It is evident that by smoothing this signal, a steady voltage can be obtained having a magnitude and polarity which indicate the magnitude and sign of the timing difference between the two signals V1 and V2.
- the length of the output pulse from the flip-flop 12 is the time during which either of the two input signals is at 0. Hence as the relative timing of the two input signals is changed by the bias signal, so the length of the output pulses from the flip-flop 12 will change, increasing somewhat as the timings of the two signals move apart.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- The present invention relates to test apparatus for measuring the time difference between two signals, paticu- larly signals which are cycled repeatedly.
- Such apparatus is frequently required in the development and monitoring of digital electronic circuitry. The primary need is often merely to determine which of two signals is the first to undergo a transition, but it is often desirable also to be able to measure the time interval between the two signals.
- A variety of techniques are known for achieving this. For example, a clock oscillator and counter can be used, with gating circuitry which opens a gate to allow clock pulses into the counter when the first signal changes and closes the gate to freeze the count in the counter when the. second signal changes. Another known technique is to use an oscilloscope, either a single trace oscilloscope with the trace triggered by one signal and showing the other, or a dual trace oscilloscope.
- The known techniques generally involve a substantial amount of complex and expensive equipment. Also, when the time intervals to be measured are very small, in the sub- nanosecond range, some of the known techniques fail because they cannot cope with such speeds.
- The object of the present invention is to provide test apparatus for measuring the time difference between two signals which is both simple and fast.
- Accordingly the present invention provides test apparatus for determining the time interval betwwen two signals, characterized by a pair of probes for picking up the two signals, circuitry for adjusting the polarities of levels of the signals, a pair of cross-coupled transistors, forming a simple flip-flop, input circuitry to the flip-flop to apply the signals to the flip-flop so as to cause the flip-flop to change from an initial abnormal state with both transistors in the same state to a normal state with the two transistors. in opposite states, detection circuitry fed from the two transistors to determine the difference between their outputs, and display means fed by the detection circuitry.
- Test apparatus embodying the invention will now be described, by way of example, with reference to the drawings in which:
- Figure 1 is a block diagram of the apparatus;
- Figure 2 is a circuit diagram of a flip-flop in the apparatus; and
- Figures 3 to 5 are waveforms which illustrate the operation of the apparatus.
- Figure 1 shows the main units of the test apparatus. Two
probes switches level changing circuits switches respective CML buffers more switches flop circuit 12, which is the key to the signal comparison process. Thiscircuit 12 feeds adetection circuit 24, which in turn feeds adisplay unit 15 which displays an indication of the timing difference between the two signals. - A
bias oscillator 20, which produces a sine wave output of frequency low compared to that of the signals being compared, is coupled to one input to the flip-flop 12. Apower supply 25 provides power for the remainder of the circuitry. In some circumstances, the circuitry can obtain its power supplies from the computer being tested instead of having its ownindependent power supply 25. - Figure 2 shows the CML flip-
flop 12 in detail. This comprises two transistors Q2 and Q3, cross-coupled and connected in series with two resistors R1 and R2 respectively as shown, to form a bistable circuit, together with two*input transistors Q1 and Q2 connected across Q2 and Q3 as shown. This circuit is a very simple and primitive form of flip-flop, without any of the elaboration of input circuitry and clocking which is normally included in flip-flops as understood nowadays. We will adopt the convention that logical 1 is high, logical 0 is low. The "normal" or quiescent state of the inputs to the flip-flop is both 0 (low). This means that Q1 and Q4 are both turned off. The flip-flop can be in either of its two "normal" states: either Q2 on and Q3 off, or Q2 off and Q3 on. A "normal" change of flip-flop state is accomplished by one or other, but not both, of the inputs going momentarily to 1. Say the input to Q1 goes briefly to 1. This turns on Q1, forcing the collector of Q1 and hence the base of Q3 low, and hence turning off Q3 and forcing the base of Q2 high, so turning on Q2. This forces the flip-flop to one of its two normal states, and it remains in that state when the input to Q1 goes back to 0. - However, if both inputs to the flip-flop go to 1 together, the flip-flop is forced into an abnormal state in which Q1 and Q4 are both on and the bases of Q2 and Q3 are both low. If now one or other of the two inputs should go to 0, say the input to Q1, the corresponding input transistor Q1 will turn off, and the flip-flop will change to a normal state in which one of the two transistors Q2 and Q3 (in fact, Q2) will go off and the other (here, Q3) will remain on. This state, of course,will persist if the other input then also goes to 0. Conversely, it is obvious that if both inputs are at 1 and the input to Q4 goes to 0, transistor Q3 will go off and Q2 will stay on, and this state will persist when, later, the input to Q1 also goes to 0.
- This is illustrated in Figure 3, where signals Qlb and Q4b are the input signals applied to the bases of Q1 and Q4, and signals Q2c and Q3c are the signals appearing at the collectors of Q2 and Q3. The input signals are both initially at 1; the full line graphs show what happens when the input to Q1 is the first to fall to 0, and the broken line graphs show what happens when the input to Q4 is the first to drop to 0.
- The two inputs to the flip-flop are the two signals picked off by the
probes CML buffers flop 12 is dependent on which of the two signals was the first to change. - .The
detection circuit 24 is fed by the collectors of both transistors Q2 and Q3 of flip-flop 12 as shown, and forms the difference between the two voltages. This difference has a polarity dependent on the state of the flip-flop when the flip-flop is in either normal state, as indicated in Figure 3. Hence a positive voltage fromcircuit 24 indicates that the signal onprobe 16 was the first to change, a negative voltage, that the signal onprobe 18 was the first to change. Thedisplay device 15 indicates the sign of this voltage. - Of course, in a typical situation the system under test will be cycling, and the signals picked up by the probes will return to 1 at some time after t0, probably (but not necessarily) in the same sequence that they went to 0. The flip-
flop 12 will then be forced back to the abnormal state, and will return to the normal state as soon as one or other of its input signal goes back to 0. Thus the output from thedetection circuit 24 will probably be a pulse signal of one or other polarity. - This
bias oscillator 20 provides a sinusoidal bias signal whose frequency is low compared to the cycle frequency of the system under test. This bias signal enables the time interval between the changes of the two signals being picked up byprobes - Considering the input voltages to the flip-
flop 12 in more detail, these will in fact change between their 2 levels by sloping rather than vertical waveforms, and the point at which the transistors Q1 and Q4 change between on and off will be some critical voltage level Vc between the two logic levels. Hence the two input voltages V1 and V2 will be somewhat as shown in Figure 4, with the transistors Q1 and Q4 turning off as V1 and V2 cross the critical voltage Vc. - If a bias voltage Vb is added to voltage V1, this will move the waveform V1 vertically up or down, and will therefore change the point at which the combined voltage V1 + Vb crosses the critical voltage Vc. In particular, for a suitable value of Vb as shown in Figure 4, the combined voltage V1 + Vb can be made to cross Vc at the same instant as does V2. For other values of Vb, the crossing point for V1 + Vb will be before or after the crossing point for V2.
- This means that if the slope of the singals is known (as will often be the case, since the slope will be determined by known circuit parameters), then the time difference between the two signals is equivalent to a voltage difference. It is therefore possible, by adjusting the bias voltage to the point where the flip-
flop 12 takes up both states more or less equally often as the system under test cycles repeatedly, to measure the time difference between the two signals. - Preferably however a slow sine wave bias is used, as already stated. The effect of this is shown in Figure 5. The two signals V1 and V2 are shown cycling repeatedly. As the slow sine wave Vb carries the signal V1 up and down with respect to the critical voltage, so the instant at which the voltage'V1 + Vb crosses the critical voltage will move relative to the instant at which the signal V2 crosses Vc. At some point in the Vb cycle, these two instants will coincide. Up to that point, the output Q2c - Q3c of the flip-
flop 12 will consist of a series of positive pulses, as the flip-flop is repeatedly set to the same state on each signal cycle. At this point, the flip-flop will be set to the other state, and its output will therefore be a series of pulses of the opposite polarity, until the bias voltage Vb drops back to the level where the change-over occurred. - The
detection circuit 24 will therefore be fed with a signal somewhat as shown in Figure 5. It is evident that by smoothing this signal, a steady voltage can be obtained having a magnitude and polarity which indicate the magnitude and sign of the timing difference between the two signals V1 and V2. - It will be seen from Figure 3 that the length of the output pulse from the flip-
flop 12 is the time during which either of the two input signals is at 0. Hence as the relative timing of the two input signals is changed by the bias signal, so the length of the output pulses from the flip-flop 12 will change, increasing somewhat as the timings of the two signals move apart.
Claims (3)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/210,950 US4370573A (en) | 1980-11-28 | 1980-11-28 | Wave form transition sequence detector |
US06/211,162 US4370574A (en) | 1980-11-28 | 1980-11-28 | Detector for time difference between transitions in two wave forms |
US210950 | 1980-11-28 | ||
US211162 | 1980-11-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0053487A1 true EP0053487A1 (en) | 1982-06-09 |
EP0053487B1 EP0053487B1 (en) | 1987-12-23 |
Family
ID=26905675
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19810305596 Expired EP0053487B1 (en) | 1980-11-28 | 1981-11-26 | Test apparatus for signal timing measurement |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0053487B1 (en) |
AU (1) | AU549448B2 (en) |
DE (1) | DE3176582D1 (en) |
YU (1) | YU279681A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI381142B (en) * | 2006-02-08 | 2013-01-01 | Sms Siemag Ag | Roller hearth furnace for heating and/or thermally balancing continuously cast products of steel or alloy steels and arrangement thereof upstream of a hot strip finishing mill train |
CN112947024A (en) * | 2019-12-10 | 2021-06-11 | 斯沃奇集团研究和开发有限公司 | Watch with control unit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115047743B (en) * | 2022-08-16 | 2022-11-01 | 中国船舶重工集团公司第七0七研究所 | Time-consuming end high-precision time delay compensation method based on feedback |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2962609A (en) * | 1954-12-27 | 1960-11-29 | Cons Electrodynamics Corp | Pulse generator |
US3509381A (en) * | 1967-01-11 | 1970-04-28 | Honeywell Inc | Multivibrator circuit including output buffer means and logic means |
US3534271A (en) * | 1967-07-25 | 1970-10-13 | Ryan Aeronautical Co | Circuit for measuring the time differential between two pulses |
GB1242855A (en) * | 1967-11-01 | 1971-08-18 | Joseph Kirkley Hourie | Bi-stable trigger circuit |
US3641443A (en) * | 1969-12-11 | 1972-02-08 | Westinghouse Electric Corp | Frequency compensated pulse time discriminator |
-
1981
- 1981-10-28 AU AU76906/81A patent/AU549448B2/en not_active Ceased
- 1981-11-26 DE DE8181305596T patent/DE3176582D1/en not_active Expired
- 1981-11-26 EP EP19810305596 patent/EP0053487B1/en not_active Expired
- 1981-11-27 YU YU279681A patent/YU279681A/en unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2962609A (en) * | 1954-12-27 | 1960-11-29 | Cons Electrodynamics Corp | Pulse generator |
US3509381A (en) * | 1967-01-11 | 1970-04-28 | Honeywell Inc | Multivibrator circuit including output buffer means and logic means |
US3534271A (en) * | 1967-07-25 | 1970-10-13 | Ryan Aeronautical Co | Circuit for measuring the time differential between two pulses |
GB1242855A (en) * | 1967-11-01 | 1971-08-18 | Joseph Kirkley Hourie | Bi-stable trigger circuit |
US3641443A (en) * | 1969-12-11 | 1972-02-08 | Westinghouse Electric Corp | Frequency compensated pulse time discriminator |
Non-Patent Citations (1)
Title |
---|
Instruments and Experimental Techniques, No. 1, January/February 1970, Plenum Publishing Corp. New York (US) S.S. KUZNETSKII et al.: "Phase-Metering Attachment for a Digital Frequency Meter" pages 156-159 * figures 1,3 * * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI381142B (en) * | 2006-02-08 | 2013-01-01 | Sms Siemag Ag | Roller hearth furnace for heating and/or thermally balancing continuously cast products of steel or alloy steels and arrangement thereof upstream of a hot strip finishing mill train |
CN112947024A (en) * | 2019-12-10 | 2021-06-11 | 斯沃奇集团研究和开发有限公司 | Watch with control unit |
CN112947024B (en) * | 2019-12-10 | 2022-04-12 | 斯沃奇集团研究和开发有限公司 | Watch with control unit |
US11537082B2 (en) | 2019-12-10 | 2022-12-27 | The Swatch Group Research And Development Ltd | Watch provided with a control member |
Also Published As
Publication number | Publication date |
---|---|
AU549448B2 (en) | 1986-01-30 |
EP0053487B1 (en) | 1987-12-23 |
YU279681A (en) | 1983-10-31 |
DE3176582D1 (en) | 1988-02-04 |
AU7690681A (en) | 1982-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5923676A (en) | Bist architecture for measurement of integrated circuit delays | |
US3614608A (en) | Random number statistical logic test system | |
EP0485238A2 (en) | A semiconductor integrated circuit | |
EP0054111B1 (en) | Circuit for use on an lsi chip and for measuring the turn-on and turn-off delays of a logic circuit on said chip | |
CN111624469A (en) | Propagation delay test circuit of digital isolator | |
US5686846A (en) | Time duration trigger | |
EP0053487A1 (en) | Test apparatus for signal timing measurement | |
EP1148340B1 (en) | All digital built-in self-test circuit for phase-locked loops | |
EP0098399A2 (en) | Test circuitry for determining turn-on and turn-off delays of logic circuits | |
US6349267B1 (en) | Rise and fall time measurement circuit | |
JPH07280857A (en) | Pulse width measuring circuit | |
US8248094B2 (en) | Acquisition of silicon-on-insulator switching history effects statistics | |
US4423337A (en) | Gate circuit for a universal counter | |
US3668522A (en) | Method and apparatus for characterizing test elements on the basis of rise-time degradation | |
JP2760691B2 (en) | Electronic circuit having mode-changeable internal circuit | |
US6807117B2 (en) | Semiconductor device having PLL-circuit | |
US4370574A (en) | Detector for time difference between transitions in two wave forms | |
JP2853752B2 (en) | Transmission line length measuring device | |
CA1173517A (en) | Wave form transition sequence detector | |
CN114679158B (en) | Periodic signal generating device, signal processing system and periodic signal generating method thereof | |
KR940009816B1 (en) | Pulse width detecting method | |
EP1226447A2 (en) | High resolution skew detection apparatus and method | |
US3882390A (en) | Flip-flop balance testing circuit | |
JP2591849B2 (en) | Test circuit | |
JP2571082B2 (en) | Transmission line length measuring device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): BE DE FR GB IT NL |
|
17P | Request for examination filed |
Effective date: 19830114 |
|
ITF | It: translation for a ep patent filed |
Owner name: BARZANO' E ZANARDO ROMA S.P.A. |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HONEYWELL BULL INC. |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): BE DE FR GB IT NL |
|
REF | Corresponds to: |
Ref document number: 3176582 Country of ref document: DE Date of ref document: 19880204 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
ITTA | It: last paid annual fee | ||
26N | No opposition filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19891126 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Effective date: 19891130 |
|
BERE | Be: lapsed |
Owner name: HONEYWELL BULL INC. Effective date: 19891130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19900601 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee | ||
GBPC | Gb: european patent ceased through non-payment of renewal fee | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19900731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19900801 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |