DE69738902D1 - Busschnittstellebrücke zwischen einem Systembus und Lokalbussen mit Lokaladressenübersetzung für mittels Adressenraum programmierbaren Systemraumzugriff - Google Patents

Busschnittstellebrücke zwischen einem Systembus und Lokalbussen mit Lokaladressenübersetzung für mittels Adressenraum programmierbaren Systemraumzugriff

Info

Publication number
DE69738902D1
DE69738902D1 DE69738902T DE69738902T DE69738902D1 DE 69738902 D1 DE69738902 D1 DE 69738902D1 DE 69738902 T DE69738902 T DE 69738902T DE 69738902 T DE69738902 T DE 69738902T DE 69738902 D1 DE69738902 D1 DE 69738902D1
Authority
DE
Germany
Prior art keywords
local
bus
space
address
interface bridge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69738902T
Other languages
English (en)
Inventor
Angelo Casamatta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SAS
Original Assignee
Bull SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SAS filed Critical Bull SAS
Application granted granted Critical
Publication of DE69738902D1 publication Critical patent/DE69738902D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/404—Coupling between buses using bus bridges with address mapping

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE69738902T 1997-06-27 1997-06-27 Busschnittstellebrücke zwischen einem Systembus und Lokalbussen mit Lokaladressenübersetzung für mittels Adressenraum programmierbaren Systemraumzugriff Expired - Lifetime DE69738902D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP97830308A EP0887738B1 (de) 1997-06-27 1997-06-27 Busschnittstellebrücke zwischen einem Systembus und Lokalbussen mit Lokaladressenübersetzung für mittels Adressenraum programmierbaren Systemraumzugriff

Publications (1)

Publication Number Publication Date
DE69738902D1 true DE69738902D1 (de) 2008-09-25

Family

ID=8230677

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69738902T Expired - Lifetime DE69738902D1 (de) 1997-06-27 1997-06-27 Busschnittstellebrücke zwischen einem Systembus und Lokalbussen mit Lokaladressenübersetzung für mittels Adressenraum programmierbaren Systemraumzugriff

Country Status (3)

Country Link
US (1) US6173383B1 (de)
EP (1) EP0887738B1 (de)
DE (1) DE69738902D1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7007126B2 (en) * 1998-02-13 2006-02-28 Intel Corporation Accessing a primary bus messaging unit from a secondary bus through a PCI bridge
US6338119B1 (en) * 1999-03-31 2002-01-08 International Business Machines Corporation Method and apparatus with page buffer and I/O page kill definition for improved DMA and L1/L2 cache performance
US6499074B1 (en) * 1999-08-23 2002-12-24 Advanced Micro Devices, Inc. Redirecting I/O address holes
US6668299B1 (en) 1999-09-08 2003-12-23 Mellanox Technologies Ltd. Software interface between a parallel bus and a packet network
IL148258A0 (en) * 1999-09-08 2002-09-12 Mellanox Technologies Ltd Parallel bus communications over a packet-switching fabric
US6785759B1 (en) * 2000-05-10 2004-08-31 International Business Machines Corporation System and method for sharing I/O address translation caching across multiple host bridges
US6654818B1 (en) * 2000-06-22 2003-11-25 International Business Machines Corporation DMA access authorization for 64-bit I/O adapters on PCI bus
US6704831B1 (en) * 2000-11-16 2004-03-09 Sun Microsystems, Inc. Method and apparatus for converting address information between PCI bus protocol and a message-passing queue-oriented bus protocol
US20030023803A1 (en) * 2001-07-24 2003-01-30 Zatorski Richard A. Bus bridge circuit including audio logic and an addressable register for storing an address bit used when the audio logic accesses digital data, and method for initializing a chip set including the bus bridge circuit
US6968415B2 (en) * 2002-03-29 2005-11-22 International Business Machines Corporation Opaque memory region for I/O adapter transparent bridge
DE10244612A1 (de) * 2002-09-25 2004-04-08 Siemens Ag Verfahren zum transparenten Austausch von Datenpaketen
US7426583B1 (en) * 2005-09-28 2008-09-16 Xilinx, Inc. Method and circuit for decoding an address of an address space
US20080229053A1 (en) * 2007-03-13 2008-09-18 Edoardo Campini Expanding memory support for a processor using virtualization
US7818508B2 (en) * 2007-04-27 2010-10-19 Hewlett-Packard Development Company, L.P. System and method for achieving enhanced memory access capabilities
TWI369611B (en) * 2008-08-14 2012-08-01 Asustek Comp Inc Main board and interface control method for memory slot thereof
JP5903801B2 (ja) * 2011-08-23 2016-04-13 富士通株式会社 通信装置およびｉｄ設定方法
GB2528061B (en) * 2014-07-08 2021-04-21 Advanced Risc Mach Ltd Translating between memory transactions of first type and memory transactions of a second type

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE37305E1 (en) * 1982-12-30 2001-07-31 International Business Machines Corporation Virtual memory address translation mechanism with controlled data persistence
ATE131641T1 (de) * 1987-06-29 1995-12-15 Digital Equipment Corp Busadapter für digitales rechensystem
US4888688A (en) * 1987-09-18 1989-12-19 Motorola, Inc. Dynamic disable mechanism for a memory management unit
US5309568A (en) * 1992-03-16 1994-05-03 Opti, Inc. Local bus design
US5619671A (en) * 1993-04-19 1997-04-08 International Business Machines Corporation Method and apparatus for providing token controlled access to protected pages of memory
US5668949A (en) * 1993-11-12 1997-09-16 Intel Corporation System utilizing multiple address decode resources and decoder receiving address determines address corresponding to resource based on select and ready signals by that particular resource
US5561814A (en) * 1993-12-22 1996-10-01 Intel Corporation Methods and apparatus for determining memory operating characteristics for given memory locations via assigned address ranges
WO1995022106A1 (en) * 1994-02-10 1995-08-17 Elonex Technologies, Inc. I/o decoder map
JPH07287668A (ja) * 1994-04-19 1995-10-31 Hitachi Ltd データ処理装置
JP3454294B2 (ja) * 1994-06-20 2003-10-06 インターナショナル・ビジネス・マシーンズ・コーポレーション マルチプル・バス情報処理システム及びブリッジ回路
US5644755A (en) * 1995-02-24 1997-07-01 Compaq Computer Corporation Processor with virtual system mode
US5895503A (en) * 1995-06-02 1999-04-20 Belgard; Richard A. Address translation method and mechanism using physical address information including during a segmentation process
US5682512A (en) * 1995-06-30 1997-10-28 Intel Corporation Use of deferred bus access for address translation in a shared memory clustered computer system
US5895480A (en) * 1995-10-10 1999-04-20 Holtek Microelectronics, Inc. Method of and means for accessing an address by respectively substracting base addresses of memory integrated circuits from an access address
US5790814A (en) * 1996-01-23 1998-08-04 Dell U.S.A., L.P. Technique for supporting semi-compliant PCI devices behind a PCI-to-PCI bridge
US5954812A (en) * 1996-10-29 1999-09-21 Texas Instruments Incorporated Apparatus for caching system management memory in a computer having a system management mode employing address translation
US5898888A (en) * 1996-12-13 1999-04-27 International Business Machines Corporation Method and system for translating peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a computer system
US5838932A (en) * 1996-12-23 1998-11-17 Compaq Computer Corporation Transparent PCI to PCI bridge with dynamic memory and I/O map programming
US5890011A (en) * 1997-01-27 1999-03-30 International Business Machines Corporation Method and system for dynamically translating bus addresses within a computer system
US5949436A (en) * 1997-09-30 1999-09-07 Compaq Computer Corporation Accelerated graphics port multiple entry gart cache allocation system and method

Also Published As

Publication number Publication date
EP0887738B1 (de) 2008-08-13
EP0887738A1 (de) 1998-12-30
US6173383B1 (en) 2001-01-09

Similar Documents

Publication Publication Date Title
DE69738902D1 (de) Busschnittstellebrücke zwischen einem Systembus und Lokalbussen mit Lokaladressenübersetzung für mittels Adressenraum programmierbaren Systemraumzugriff
DE69731603D1 (de) Netzwerkkoppelfeld mit Mehrfachbusstruktur und Brückenschnittstelle zur Übetragung von Netzwerkdaten zwischen verschiedenen Bussen
KR970700879A (ko) 멀티프로세서 시스템에서 버스의 병렬 액세스를 위한 신호화 프로토콜(improved signaling protocol for concurrent bus access in a multiprocessor system)
DE69511389D1 (de) System für Gelelektrophorese
DE69708933D1 (de) Adressenuebersetzung in rechnerbusbrueckegeraeten
DE69626485D1 (de) Schnittstellenbildung zwischen Direktspeicherzugriffsvorrichtung und einem nicht-ISA-Bus
DE69632634D1 (de) Arbitrierungseinheit zum Multiprozessorsystembuszugriff mit Wiederholungsfähigkeit
DE69721209D1 (de) Pufferreservierungsverfahren für ein Busbrückensystem
DE69426708D1 (de) Adressübersetzung für massivparallele rechnersysteme
DE59809443D1 (de) Datenbussystem für Kraftfahrzeuge
DE69824425D1 (de) Verbindungssystem für stimulationsleitungen
DE69936060D1 (de) Verfahren und gerät für verbesserte schnittstelle zwischen rechnerbauelementen
DE69534411D1 (de) Offenes Transaktionverwaltungszugriffsystem und Verfahren
DE69517086D1 (de) Eingabesystem für Winkelinformation
DE69736427D1 (de) Verfahren und system für erweiterte adressierungspläne
DE69423056D1 (de) Arbitrierungslogik für Mehrfachbus-Rechnersystem
DE69512642D1 (de) Test anschluss für netzwerkschnittstelleeinheitsmodul
DE69432587D1 (de) Verzögerungsleitungsseparator für datenbus
DE69535474D1 (de) Gewindeverbindung für Rohre
DE59813021D1 (de) VUV-beständige Verbindungstechnik für Linsen und Fassungen
DE69615327D1 (de) Logische Adressbusarchitektur für Mehrprozessorsysteme
DE69426355D1 (de) Umfangreiche Datenbusarchitektur
DE69603366D1 (de) Einfaches bus- und schnittstellensystem für digitale vorrichtungen
DE69734627D1 (de) Computer mit Vorrichtungsbus mit Puffern für externe Geräte
DE69833824D1 (de) Steuerungsvorrichtung für seriellen Bus

Legal Events

Date Code Title Description
8364 No opposition during term of opposition