DE69130737D1 - BUFFER SYSTEM TO DYNAMICALLY FORWARD DATA TO SEVERAL STORAGE ELEMENTS - Google Patents
BUFFER SYSTEM TO DYNAMICALLY FORWARD DATA TO SEVERAL STORAGE ELEMENTSInfo
- Publication number
- DE69130737D1 DE69130737D1 DE69130737T DE69130737T DE69130737D1 DE 69130737 D1 DE69130737 D1 DE 69130737D1 DE 69130737 T DE69130737 T DE 69130737T DE 69130737 T DE69130737 T DE 69130737T DE 69130737 D1 DE69130737 D1 DE 69130737D1
- Authority
- DE
- Germany
- Prior art keywords
- storage elements
- buffer system
- forward data
- several storage
- dynamically forward
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/494,039 US5185876A (en) | 1990-03-14 | 1990-03-14 | Buffering system for dynamically providing data to multiple storage elements |
PCT/US1991/001716 WO1991014228A1 (en) | 1990-03-14 | 1991-03-14 | Buffering system for dynamically providing data to multiple storage elements |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69130737D1 true DE69130737D1 (en) | 1999-02-18 |
DE69130737T2 DE69130737T2 (en) | 1999-05-20 |
Family
ID=23962770
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69130737T Expired - Fee Related DE69130737T2 (en) | 1990-03-14 | 1991-03-14 | BUFFER SYSTEM TO DYNAMICALLY FORWARD DATA TO SEVERAL STORAGE ELEMENTS |
Country Status (5)
Country | Link |
---|---|
US (2) | US5185876A (en) |
EP (1) | EP0532509B1 (en) |
AU (1) | AU7552991A (en) |
DE (1) | DE69130737T2 (en) |
WO (1) | WO1991014228A1 (en) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5414818A (en) * | 1990-04-06 | 1995-05-09 | Mti Technology Corporation | Method and apparatus for controlling reselection of a bus by overriding a prioritization protocol |
US5274799A (en) * | 1991-01-04 | 1993-12-28 | Array Technology Corporation | Storage device array architecture with copyback cache |
IL100127A0 (en) * | 1991-03-11 | 1992-08-18 | Future Domain Corp | Scsi controller |
JP3187525B2 (en) * | 1991-05-17 | 2001-07-11 | ヒュンダイ エレクトロニクス アメリカ | Bus connection device |
US5245572A (en) * | 1991-07-30 | 1993-09-14 | Intel Corporation | Floating gate nonvolatile memory with reading while writing capability |
US5561672A (en) * | 1991-08-27 | 1996-10-01 | Kabushiki Kaisha Toshiba | Apparatus for preventing computer data destructively read out from storage unit |
US5499337A (en) * | 1991-09-27 | 1996-03-12 | Emc Corporation | Storage device array architecture with solid-state redundancy unit |
US5465340A (en) * | 1992-01-30 | 1995-11-07 | Digital Equipment Corporation | Direct memory access controller handling exceptions during transferring multiple bytes in parallel |
GB2266037B (en) * | 1992-03-13 | 1996-02-14 | Quantel Ltd | An electronic video processing system |
US5309568A (en) * | 1992-03-16 | 1994-05-03 | Opti, Inc. | Local bus design |
US5426739A (en) * | 1992-03-16 | 1995-06-20 | Opti, Inc. | Local bus - I/O Bus Computer Architecture |
US5721954A (en) * | 1992-04-13 | 1998-02-24 | At&T Global Information Solutions Company | Intelligent SCSI-2/DMA processor |
US5412782A (en) | 1992-07-02 | 1995-05-02 | 3Com Corporation | Programmed I/O ethernet adapter with early interrupts for accelerating data transfer |
US5392406A (en) * | 1992-09-18 | 1995-02-21 | 3Com Corporation | DMA data path aligner and network adaptor utilizing same |
US5517627A (en) * | 1992-09-18 | 1996-05-14 | 3Com Corporation | Read and write data aligner and method |
US5493676A (en) * | 1993-06-29 | 1996-02-20 | Unisys Corporation | Severe environment data recording system |
US5878280A (en) * | 1993-09-23 | 1999-03-02 | Philips Electronics North America Corp. | Data buffering system for plural data memory arrays |
FR2713795B1 (en) * | 1993-12-10 | 1996-01-26 | Socetec Sa | Method and device for storing transactional data. |
US5448704A (en) * | 1994-03-07 | 1995-09-05 | Vlsi Technology, Inc. | Method for performing writes of non-contiguous bytes on a PCI bus in a minimum number of write cycles |
JPH0822444A (en) * | 1994-07-05 | 1996-01-23 | Matsushita Electric Ind Co Ltd | Data transfer device |
US5586271A (en) * | 1994-09-27 | 1996-12-17 | Macrolink Inc. | In-line SCSI bus circuit for providing isolation and bi-directional communication between two portions of a SCSI bus |
JP2969251B2 (en) * | 1995-01-26 | 1999-11-02 | 日本アイ・ビー・エム株式会社 | Data storage system and parity generation method for data storage system |
DE69632424T2 (en) * | 1995-02-17 | 2005-05-12 | Kabushiki Kaisha Toshiba, Kawasaki | Continuous data server and data transfer scheme for multiple concurrent data access |
EP0732659B1 (en) * | 1995-03-17 | 2001-08-08 | LSI Logic Corporation | Controlling (n+i) I/O channels with (n) data managers in a homogeneous software programming environment |
WO1996037840A1 (en) * | 1995-05-22 | 1996-11-28 | Mti Technology Corporation | Disk array system including a dual-ported staging memory and concurrent redundancy calculation capability |
US5680641A (en) * | 1995-08-16 | 1997-10-21 | Sharp Microelectronics Technology, Inc. | Multiple register bank system for concurrent I/O operation in a CPU datapath |
US6029242A (en) * | 1995-08-16 | 2000-02-22 | Sharp Electronics Corporation | Data processing system using a shared register bank and a plurality of processors |
JP2981482B2 (en) * | 1995-12-06 | 1999-11-22 | 日本アイ・ビー・エム株式会社 | Data storage system, data transfer method and data reconstruction method |
US5805787A (en) * | 1995-12-29 | 1998-09-08 | Emc Corporation | Disk based disk cache interfacing system and method |
US5889959A (en) * | 1996-01-05 | 1999-03-30 | Unisys Corporation | Fast write initialization method and system for loading channel adapter microcode |
US5797043A (en) * | 1996-03-13 | 1998-08-18 | Diamond Multimedia Systems, Inc. | System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs |
US5724501A (en) * | 1996-03-29 | 1998-03-03 | Emc Corporation | Quick recovery of write cache in a fault tolerant I/O system |
US5862408A (en) * | 1996-05-13 | 1999-01-19 | Advanced Micro Devices, Inc. | Microprocessor system having multiplexor disposed in first and second read paths between memory CPU and DMA for selecting data from either read path |
US6073190A (en) | 1997-07-18 | 2000-06-06 | Micron Electronics, Inc. | System for dynamic buffer allocation comprising control logic for controlling a first address buffer and a first data buffer as a matched pair |
US6243769B1 (en) | 1997-07-18 | 2001-06-05 | Micron Technology, Inc. | Dynamic buffer allocation for a computer system |
US5941972A (en) * | 1997-12-31 | 1999-08-24 | Crossroads Systems, Inc. | Storage router and method for providing virtual local storage |
USRE42761E1 (en) | 1997-12-31 | 2011-09-27 | Crossroads Systems, Inc. | Storage router and method for providing virtual local storage |
JP4465570B2 (en) * | 2000-09-26 | 2010-05-19 | ソニー株式会社 | Image processing apparatus and method, and recording medium |
CZ300977B6 (en) * | 2001-02-26 | 2009-09-30 | Iss Europe, Spol. S R.O. | Controller with PCI and SCSI buses and computing system fitted with electronic semiconductor disk |
US7664903B2 (en) * | 2002-02-25 | 2010-02-16 | Solid Access Technologies LLC | Control unit with PCI and SCSI buses and computing system with electronic semiconductor disk |
US7209979B2 (en) * | 2002-03-29 | 2007-04-24 | Emc Corporation | Storage processor architecture for high throughput applications providing efficient user data channel loading |
TWI291126B (en) * | 2005-09-30 | 2007-12-11 | Hon Hai Prec Ind Co Ltd | System, method and electrical apparatus for data transferring |
KR20090061247A (en) * | 2007-12-11 | 2009-06-16 | 삼성전자주식회사 | On screen display interface for digital broadcast receiving device |
US20130222422A1 (en) * | 2012-02-29 | 2013-08-29 | Mediatek Inc. | Data buffering apparatus capable of alternately transmitting stored partial data of input images merged in one merged image to image/video processing device and related data buffering method |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4070704A (en) * | 1976-05-17 | 1978-01-24 | Honeywell Information Systems Inc. | Automatic reconfiguration apparatus for input/output processor |
US4207609A (en) * | 1978-05-08 | 1980-06-10 | International Business Machines Corporation | Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system |
CA1102007A (en) * | 1979-05-15 | 1981-05-26 | Prem L. Sood | Duplicated memory system having status indication |
US4371928A (en) * | 1980-04-15 | 1983-02-01 | Honeywell Information Systems Inc. | Interface for controlling information transfers between main data processing systems units and a central subsystem |
JPS6057090B2 (en) * | 1980-09-19 | 1985-12-13 | 株式会社日立製作所 | Data storage device and processing device using it |
US4644463A (en) * | 1982-12-07 | 1987-02-17 | Burroughs Corporation | System for regulating data transfer operations |
US4607348A (en) * | 1983-02-28 | 1986-08-19 | Burroughs Corporation | Transfer rate control system from tape peripheral to buffer memory of peripheral controller |
US4860244A (en) * | 1983-11-07 | 1989-08-22 | Digital Equipment Corporation | Buffer system for input/output portion of digital data processing system |
US4573116A (en) * | 1983-12-20 | 1986-02-25 | Honeywell Information Systems Inc. | Multiword data register array having simultaneous read-write capability |
US4814982A (en) * | 1984-12-24 | 1989-03-21 | General Electric Company | Reconfigurable, multiprocessor system with protected, multiple, memories |
US4672613A (en) * | 1985-11-01 | 1987-06-09 | Cipher Data Products, Inc. | System for transferring digital data between a host device and a recording medium |
JPS63178360A (en) * | 1987-01-20 | 1988-07-22 | Hitachi Ltd | Constitutional system for input/output system |
US4933846A (en) * | 1987-04-24 | 1990-06-12 | Network Systems Corporation | Network communications adapter with dual interleaved memory banks servicing multiple processors |
US4843544A (en) * | 1987-09-25 | 1989-06-27 | Ncr Corporation | Method and apparatus for controlling data transfers through multiple buffers |
US4933901A (en) * | 1988-01-11 | 1990-06-12 | Texas Instruments Incorporated | Method for assigning priority to read and write requests received closely in time |
US5146574A (en) * | 1989-06-27 | 1992-09-08 | Sf2 Corporation | Method and circuit for programmable selecting a variable sequence of element using write-back |
JPH03232070A (en) * | 1990-02-08 | 1991-10-16 | Hitachi Ltd | Picture processor |
-
1990
- 1990-03-14 US US07/494,039 patent/US5185876A/en not_active Expired - Lifetime
-
1991
- 1991-03-14 WO PCT/US1991/001716 patent/WO1991014228A1/en active IP Right Grant
- 1991-03-14 AU AU75529/91A patent/AU7552991A/en not_active Abandoned
- 1991-03-14 EP EP91907296A patent/EP0532509B1/en not_active Expired - Lifetime
- 1991-03-14 DE DE69130737T patent/DE69130737T2/en not_active Expired - Fee Related
-
1992
- 1992-10-22 US US07/964,811 patent/US5386548A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO1991014228A1 (en) | 1991-09-19 |
US5386548A (en) | 1995-01-31 |
EP0532509B1 (en) | 1999-01-07 |
AU7552991A (en) | 1991-10-10 |
EP0532509A4 (en) | 1994-05-11 |
DE69130737T2 (en) | 1999-05-20 |
EP0532509A1 (en) | 1993-03-24 |
US5185876A (en) | 1993-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69130737T2 (en) | BUFFER SYSTEM TO DYNAMICALLY FORWARD DATA TO SEVERAL STORAGE ELEMENTS | |
DE3751578T2 (en) | Data storage system. | |
DE69130889T2 (en) | Data storage system | |
DE69021732D1 (en) | Reprogrammable data storage system. | |
DE69130392T2 (en) | High speed buffer management | |
DE69032384D1 (en) | Data buffer | |
IS3731A7 (en) | data transfer system | |
DE69102859T2 (en) | Buffer storage. | |
DE68902193T2 (en) | DATA STORAGE ARRANGEMENT. | |
ITMI920529A1 (en) | DATA OUTPUT BUFFER | |
DE3788280T2 (en) | OPTICAL DATA SYSTEM WITH DOUBLE BUNDLE. | |
DE69132652D1 (en) | Computer data routing system | |
DE69113451T2 (en) | DIGITAL DATA TRANSFER SYSTEM. | |
NO865170D0 (en) | DATA STORAGE SYSTEM. | |
IT1215539B (en) | TRANSPARENT BUFFER MEMORY. | |
DE3485487D1 (en) | CONTROL SYSTEM FOR BUFFER STORAGE. | |
NO882138D0 (en) | DATA STORAGE SYSTEM. | |
FI894431A (en) | PAO SAMPLAD DATA BASERAT FASLAOSNINGSSYSTEM. | |
DE3876544T2 (en) | OPTICAL STORAGE SYSTEM. | |
DE68914577T2 (en) | Buffer storage device. | |
DE69132506D1 (en) | Elastic buffer storage | |
DE58907013D1 (en) | Tape storage system. | |
TR25535A (en) | CEPHANE STORAGE SYSTEM. | |
DE69215013T2 (en) | Parallel series data conversion system | |
DE69132261T2 (en) | Backwards compatible data processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |