DE60309679D1 - Vorrichtung und verfahren zur reduzierung des leistungsverbrauchs eines senders und empfängers, gekoppelt über eine serielle differenzialedatenverbindung - Google Patents

Vorrichtung und verfahren zur reduzierung des leistungsverbrauchs eines senders und empfängers, gekoppelt über eine serielle differenzialedatenverbindung

Info

Publication number
DE60309679D1
DE60309679D1 DE60309679T DE60309679T DE60309679D1 DE 60309679 D1 DE60309679 D1 DE 60309679D1 DE 60309679 T DE60309679 T DE 60309679T DE 60309679 T DE60309679 T DE 60309679T DE 60309679 D1 DE60309679 D1 DE 60309679D1
Authority
DE
Germany
Prior art keywords
transmitter
reducing
power consumption
receiver coupled
data connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60309679T
Other languages
English (en)
Other versions
DE60309679T2 (de
Inventor
Theodore Schoenborn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE60309679D1 publication Critical patent/DE60309679D1/de
Application granted granted Critical
Publication of DE60309679T2 publication Critical patent/DE60309679T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4072Drivers or receivers
    • G06F13/4077Precharging or discharging
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Power Engineering (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Communication Control (AREA)
DE60309679T 2002-03-14 2003-01-17 Vorrichtung und verfahren zur reduzierung des leistungsverbrauchs eines senders und empfängers, gekoppelt über eine serielle differenzialedatenverbindung Expired - Lifetime DE60309679T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/097,338 US7200186B2 (en) 2002-03-14 2002-03-14 Methods and apparatus for reducing power usage of a transmitter and receiver coupled via a differential serial data link
US97338 2002-03-14
PCT/US2003/001531 WO2003079199A2 (en) 2002-03-14 2003-01-17 Methods and apparatus for reducing power usage of a transmitter and receiver coupled via a differential serial data link

Publications (2)

Publication Number Publication Date
DE60309679D1 true DE60309679D1 (de) 2006-12-28
DE60309679T2 DE60309679T2 (de) 2007-09-06

Family

ID=28039166

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60309679T Expired - Lifetime DE60309679T2 (de) 2002-03-14 2003-01-17 Vorrichtung und verfahren zur reduzierung des leistungsverbrauchs eines senders und empfängers, gekoppelt über eine serielle differenzialedatenverbindung

Country Status (9)

Country Link
US (2) US7200186B2 (de)
EP (1) EP1483651B1 (de)
KR (1) KR100806443B1 (de)
CN (1) CN100416462C (de)
AT (1) ATE345524T1 (de)
AU (1) AU2003205213A1 (de)
DE (1) DE60309679T2 (de)
TW (1) TW589793B (de)
WO (1) WO2003079199A2 (de)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1304842B1 (de) * 2001-10-19 2008-05-14 Texas Instruments Incorporated Serielle Differenzialdatenstrecke mit automatischer Abschaltung
US7430252B2 (en) * 2002-09-10 2008-09-30 Intel Corporation Apparatus and method for WGIO phase modulation
US7203853B2 (en) * 2002-11-22 2007-04-10 Intel Corporation Apparatus and method for low latency power management on a serial data link
JP2005038881A (ja) * 2003-07-15 2005-02-10 Sanyo Electric Co Ltd 半導体装置、及び分圧回路
US7408994B1 (en) * 2003-07-18 2008-08-05 Micrel, Inc. AC coupling system for wide band digital data with dynamic AC load
US7120408B2 (en) * 2003-07-31 2006-10-10 Agilent Technologies, Inc. Differential signal squelch detection circuit and method
US20050047499A1 (en) * 2003-08-29 2005-03-03 Glenn Wood System and method for measuring the response time of a differential signal pair squelch detection circuit
JP3891185B2 (ja) * 2003-09-05 2007-03-14 セイコーエプソン株式会社 レシーバ回路、インターフェース回路、及び電子機器
TWI256236B (en) * 2003-12-12 2006-06-01 Mitac Int Corp Power saving control method for radio communication module
US7178045B2 (en) * 2003-12-30 2007-02-13 Intel Corporation Optimizing exit latency from an active power management state
US7444558B2 (en) * 2003-12-31 2008-10-28 Intel Corporation Programmable measurement mode for a serial point to point link
US8046488B2 (en) 2004-05-21 2011-10-25 Intel Corporation Dynamically modulating link width
US7480808B2 (en) * 2004-07-16 2009-01-20 Ati Technologies Ulc Method and apparatus for managing power consumption relating to a differential serial communication link
CN100373727C (zh) * 2004-08-20 2008-03-05 四川康姆逊电磁防护有限责任公司 一种过热过电压保护器
US20070058657A1 (en) * 2005-08-22 2007-03-15 Graham Holt System for consolidating and securing access to all out-of-band interfaces in computer, telecommunication, and networking equipment, regardless of the interface type
US7571271B2 (en) * 2005-09-28 2009-08-04 Ati Technologies Ulc Lane merging
US8000412B1 (en) * 2006-06-01 2011-08-16 Netlogic Microsystems, Inc. Low power serial link
US7738502B2 (en) * 2006-09-01 2010-06-15 Intel Corporation Signal noise filtering in a serial interface
US7743269B2 (en) * 2007-02-26 2010-06-22 Dell Products, Lp System and method of managing power consumption of communication interfaces and attached devices
US8185072B2 (en) * 2007-03-23 2012-05-22 Intel Corporation Method and apparatus for power reduction for interconnect links
JP4501951B2 (ja) * 2007-03-27 2010-07-14 日本電気株式会社 差動伝送回路、ディスクアレイ装置、出力信号設定方法
US8239692B1 (en) * 2007-03-31 2012-08-07 Emc Corporation Automatic power-on system and method using high-speed communication line
TWI337464B (en) * 2007-04-14 2011-02-11 Realtek Semiconductor Corp Transceiver device and method with saving power
US20080313319A1 (en) * 2007-06-18 2008-12-18 Avocent Huntsville Corporation System and method for providing multi-protocol access to remote computers
US20090116597A1 (en) * 2007-11-06 2009-05-07 Jordi Cortadella Variability-Aware Asynchronous Scheme for High-Performance Communication Between an Asynchronous Circuit and a Synchronous Circuit
JP5207720B2 (ja) * 2007-12-07 2013-06-12 ルネサスエレクトロニクス株式会社 Oob検出回路およびシリアルataシステム
JP2011002417A (ja) * 2009-06-22 2011-01-06 Jx Nippon Oil & Energy Corp 絶縁抵抗測定装置及び絶縁抵抗測定方法
US8188764B2 (en) * 2010-03-18 2012-05-29 Sandisk Technologies Inc. Efficient electrical hibernate entry and recovery
JP5234374B2 (ja) * 2011-03-02 2013-07-10 日本電気株式会社 差動信号伝送回路、ディスクアレイコントローラ及び差動信号伝送ケーブル
US8868955B2 (en) 2011-07-01 2014-10-21 Intel Corporation Enhanced interconnect link width modulation for power savings
JP5792384B2 (ja) * 2011-07-01 2015-10-14 クゥアルコム・インコーポレイテッドQualcomm Incorporated シリアル通信システムにおけるスタンバイ電力低減のためのシステムおよび方法
TWI507702B (zh) * 2011-10-07 2015-11-11 Silicon Image Inc 測試系統、識別待測裝置中缺陷之方法、電腦可讀儲存媒體、高速輸出入裝置及其測試方法
US8878628B2 (en) * 2012-04-06 2014-11-04 Ajoho Enterprise Co., Ltd. Network signal coupling circuit
CN103391089B (zh) * 2012-05-08 2017-06-20 弘邺科技有限公司 网络信号耦合电路
US9053244B2 (en) 2012-06-28 2015-06-09 Intel Corporation Utilization-aware low-overhead link-width modulation for power reduction in interconnects
US9183171B2 (en) 2012-09-29 2015-11-10 Intel Corporation Fast deskew when exiting low-power partial-width high speed link state
DE112013007751B3 (de) 2012-10-22 2023-01-12 Intel Corporation Hochleistungs-Zusammenschaltungs-Bitübertragungsschicht
CN103777732B (zh) * 2012-10-22 2016-08-17 群联电子股份有限公司 连接器的控制方法、连接器与存储器储存装置
US9300331B2 (en) * 2012-11-09 2016-03-29 Omnivision Technologies, Inc. Method, apparatus and system for providing pre-emphasis in a signal
US20140173081A1 (en) * 2012-11-13 2014-06-19 Joshua P. Knapp Method and apparatus for discovery and enumeration of sequentially networked devices
US9973879B2 (en) 2012-11-26 2018-05-15 Qualcomm Incorporated Opportunistic decoding of transmissions on a forward link in a machine-to-machine wireless wide area network
KR101855019B1 (ko) 2013-09-23 2018-05-04 후아웨이 테크놀러지 컴퍼니 리미티드 신호를 송신/수신하기 위한 방법, 이에 대응하는 디바이스와 시스템
RU2653306C1 (ru) 2014-03-20 2018-05-07 Интел Корпорейшн Способ, устройство и система для управления потреблением энергии неиспользуемым аппаратным средством канального интерфейса
KR102253703B1 (ko) * 2014-08-06 2021-05-20 삼성전자주식회사 저전력 모드에서 전력 소모를 줄일 수 있는 반도체 장치와 이를 포함하는 시스템
JP6538593B2 (ja) * 2016-03-11 2019-07-03 東芝メモリ株式会社 ホスト装置
US11029750B2 (en) * 2017-06-29 2021-06-08 Intel Corporation Apparatus for universal serial bus 2.0 (USB2) combined high speed squelch and disconnect detection
CN113360436B (zh) * 2020-03-06 2023-02-21 浙江宇视科技有限公司 PCIe设备的处理方法、装置、设备及存储介质
CN111625484B (zh) * 2020-05-22 2023-04-25 展讯通信(上海)有限公司 一种通信装置

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3531656A (en) * 1967-10-06 1970-09-29 Systron Donner Corp Precision rectifier circuit
JPH07135513A (ja) * 1993-09-17 1995-05-23 Fujitsu Ltd 電流駆動型回路の終端制御方法および装置
US5512874A (en) * 1994-05-04 1996-04-30 T. B. Poston Security device
US5686872A (en) * 1995-03-13 1997-11-11 National Semiconductor Corporation Termination circuit for computer parallel data port
US5666068A (en) 1995-11-03 1997-09-09 Vlsi Technology, Inc. GTL input receiver with hysteresis
JP3699764B2 (ja) 1996-01-31 2005-09-28 株式会社東芝 ドライバ回路装置及びインターフェース
US5731711A (en) * 1996-06-26 1998-03-24 Lucent Technologies Inc. Integrated circuit chip with adaptive input-output port
US6085325A (en) 1996-12-16 2000-07-04 Intel Corporation Method and apparatus for supporting power conservation operation modes
US6034551A (en) 1997-04-18 2000-03-07 Adaptec, Inc. Low voltage differential dual receiver
CN1126013C (zh) * 1997-09-29 2003-10-29 英特尔公司 控制集成电路功耗的方法和器件
JP4158214B2 (ja) * 1997-10-31 2008-10-01 沖電気工業株式会社 半導体集積回路
US6157974A (en) 1997-12-23 2000-12-05 Lsi Logic Corporation Hot plugging system which precharging data signal pins to the reference voltage that was generated from voltage detected on the operating mode signal conductor in the bus
US6445730B1 (en) * 1998-01-26 2002-09-03 Aware, Inc. Multicarrier transmission system with low power sleep mode and rapid-on capability
US6724891B1 (en) * 1998-03-04 2004-04-20 Silicon Laboratories Inc. Integrated modem and line-isolation circuitry and associated method powering caller ID circuitry with power provided across an isolation barrier
JP3080062B2 (ja) * 1998-04-06 2000-08-21 日本電気株式会社 半導体集積回路
EP1044425B1 (de) 1998-08-17 2010-10-13 Nxp B.V. Datenträger mit mitteln zur verringerung des leistungsverbrauches während des empfangs von daten
US6317839B1 (en) * 1999-01-19 2001-11-13 International Business Machines Corporation Method of and apparatus for controlling supply of power to a peripheral device in a computer system
JP2000306382A (ja) * 1999-02-17 2000-11-02 Hitachi Ltd 半導体集積回路装置
US6460143B1 (en) 1999-05-13 2002-10-01 Apple Computer, Inc. Apparatus and method for awakening bus circuitry from a low power state
US6320406B1 (en) * 1999-10-04 2001-11-20 Texas Instruments Incorporated Methods and apparatus for a terminated fail-safe circuit
US6622178B1 (en) 2000-07-07 2003-09-16 International Business Machines Corporation Method and apparatus for activating a computer system in response to a stimulus from a universal serial bus peripheral
US6411146B1 (en) * 2000-12-20 2002-06-25 National Semiconductor Corporation Power-off protection circuit for an LVDS driver
EP1304842B1 (de) * 2001-10-19 2008-05-14 Texas Instruments Incorporated Serielle Differenzialdatenstrecke mit automatischer Abschaltung
US7170949B2 (en) 2002-03-14 2007-01-30 Intel Corporation Methods and apparatus for signaling on a differential link
US6593801B1 (en) * 2002-06-07 2003-07-15 Pericom Semiconductor Corp. Power down mode signaled by differential transmitter's high-Z state detected by receiver sensing same voltage on differential lines
US6552578B1 (en) * 2002-06-10 2003-04-22 Pericom Semiconductor Corp. Power down circuit detecting duty cycle of input signal
US6791371B1 (en) * 2003-03-27 2004-09-14 Pericom Semiconductor Corp. Power-down activated by differential-input multiplier and comparator

Also Published As

Publication number Publication date
WO2003079199A3 (en) 2004-04-29
AU2003205213A8 (en) 2003-09-29
AU2003205213A1 (en) 2003-09-29
EP1483651A2 (de) 2004-12-08
US20030185308A1 (en) 2003-10-02
CN100416462C (zh) 2008-09-03
US7200186B2 (en) 2007-04-03
KR100806443B1 (ko) 2008-02-21
TW200304278A (en) 2003-09-16
CN1653406A (zh) 2005-08-10
WO2003079199A2 (en) 2003-09-25
EP1483651B1 (de) 2006-11-15
DE60309679T2 (de) 2007-09-06
ATE345524T1 (de) 2006-12-15
KR20040091744A (ko) 2004-10-28
US20070116134A1 (en) 2007-05-24
TW589793B (en) 2004-06-01

Similar Documents

Publication Publication Date Title
DE60309679D1 (de) Vorrichtung und verfahren zur reduzierung des leistungsverbrauchs eines senders und empfängers, gekoppelt über eine serielle differenzialedatenverbindung
EP1783927A3 (de) Vorrichtungen zur Kanalqualitätsrückmeldung in einem drahtlosen Kommunikationssystem
DE60332332D1 (de) Verfahren und vorrichtung mit basisbandtransformation zur verbesserung von senderleistung
ATE476072T1 (de) Kommunikationsverfahren und vorrichtung zum senden von prioritätsinformationen über bakensignale
GB2440878A (en) Nibble de-skew method,apparatus and system
ATE465612T1 (de) Verfahren zur übertragung von paginginformationen in einem drahtlosen kommunikationssystem und entsprechende vorrichtung
MX2007012323A (es) Metodo y aparato para cancelar la interferencia de senales de alta velocidad de datos, de alta potencia.
ATE510370T1 (de) Verfahren und system zur bitratenanpassung
ATE430970T1 (de) System und verfahren zur präsenzanalyse von objekten
ATE556499T1 (de) Verfahren, system und vorrichtung zur datenübertragung in einem optischen netzwerk
TW200701807A (en) System, apparatus and method of varying channel bandwidth
ATE428240T1 (de) Verfahren zur signalubertragung in einem funk- kommunikationssystem
DE50212199D1 (de) Verfahren zum Betrieb eines Hörhilfegerätes oder Hörgerätesystem sowie Hörhilfegerät oder Hörgerätesystem
DE60312811D1 (de) Verfahren und Vorrichtung zur Verringerung des Verhältnisses von Spitzen- zu Durchschnittsleistung
DE50009235D1 (de) Verfahren und vorrichtung zum erzeugen von spreizcodierten signalen
ATE441258T1 (de) Verfahren und vorrichtung zum synchronisieren von entschlüsselungsparametern in einer drahtlosen kommunikationsvorrichtung
ATE487290T1 (de) Verfahren zum übertragen und empfangen von daten und vorrichtung dafür
NO20031056D0 (no) Fremgangsmåte og anordning for forbedring av data
DE60231544D1 (de) Verfahren zur Implementierung eines Kommunikations-Sender-/Empfänger-Behinderungsemulators
ATE308836T1 (de) Verfahren und einrichtung zur verwendung eines auserwählten signalverarbeitungsschemas zur übertragung von informationen
ATE465475T1 (de) Verfahren zur datenübertragung von einem fahrtenschreiber
AU2003258702A1 (en) Apparatus and method for providing a multi-carrier signal to be transmitted and apparatus and method for providing an output signal from a received multi-carrier signal
DE602005001897D1 (de) Optischer Sender und Verfahren zur Übertragung eines optischen Signals.
TW200726991A (en) Satellite positioning support system and method thereof
ATE427594T1 (de) Verfahren und vorrichtung zur anpassung von daten an einen rahmen mit definierter grísse vor der ubertragung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition