DE602006010031D1 - Adaptive Scan-compression Architektur - Google Patents

Adaptive Scan-compression Architektur

Info

Publication number
DE602006010031D1
DE602006010031D1 DE602006010031T DE602006010031T DE602006010031D1 DE 602006010031 D1 DE602006010031 D1 DE 602006010031D1 DE 602006010031 T DE602006010031 T DE 602006010031T DE 602006010031 T DE602006010031 T DE 602006010031T DE 602006010031 D1 DE602006010031 D1 DE 602006010031D1
Authority
DE
Germany
Prior art keywords
adaptive scan
compression architecture
architecture
compression
adaptive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006010031T
Other languages
English (en)
Inventor
Marco Casarsa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Publication of DE602006010031D1 publication Critical patent/DE602006010031D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE602006010031T 2006-05-04 2006-05-04 Adaptive Scan-compression Architektur Active DE602006010031D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP06009228A EP1852706B1 (de) 2006-05-04 2006-05-04 Adaptive Scan-compression Architektur

Publications (1)

Publication Number Publication Date
DE602006010031D1 true DE602006010031D1 (de) 2009-12-10

Family

ID=37459512

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006010031T Active DE602006010031D1 (de) 2006-05-04 2006-05-04 Adaptive Scan-compression Architektur

Country Status (3)

Country Link
US (1) US7702983B2 (de)
EP (1) EP1852706B1 (de)
DE (1) DE602006010031D1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8099642B2 (en) * 2008-11-03 2012-01-17 Texas Instruments Incorporated Formatter selectively outputting scan stimulus data from scan response data
US8037385B2 (en) * 2008-12-12 2011-10-11 Qualcomm Incorporat Scan chain circuit and method
US7930607B2 (en) 2009-02-10 2011-04-19 Ozgur Sinanoglu Circuit for boosting encoding capabilities of test stimulus decompressors
US8527821B2 (en) * 2009-04-13 2013-09-03 Texas Instruments Incorporated Hybrid test compression architecture using multiple codecs for low pin count and high compression devices
US20110179325A1 (en) * 2010-01-15 2011-07-21 Freescale Semiconductor, Inc System for boundary scan register chain compression
US8332699B2 (en) * 2010-05-27 2012-12-11 Apple Inc. Scan insertion optimization using physical information
US9606180B2 (en) * 2014-05-06 2017-03-28 Stmicroelectronics International N.V. Scan compression architecture for highly compressed designs and associated methods
US9599673B2 (en) * 2014-10-15 2017-03-21 Freescale Semiconductor, Inc. Structural testing of integrated circuits
US9791505B1 (en) 2016-04-29 2017-10-17 Texas Instruments Incorporated Full pad coverage boundary scan
CN112305404B (zh) * 2020-09-29 2022-11-08 上海兆芯集成电路有限公司 核分区电路与测试装置
KR20240024674A (ko) * 2022-08-17 2024-02-26 삼성전자주식회사 반도체 칩을 스캔 테스트 하기 위한 집적 회로 패키지, 집적 회로 패키지의 동작 방법 및 집적 회로

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6327687B1 (en) * 1999-11-23 2001-12-04 Janusz Rajski Test pattern compression for an integrated circuit test environment
US6557129B1 (en) * 1999-11-23 2003-04-29 Janusz Rajski Method and apparatus for selectively compacting test responses
DE60330968D1 (de) * 2003-11-27 2010-03-04 Texas Instruments Inc Dynamisch konfigurierbare Abtastprüfung
US7475311B2 (en) * 2005-08-30 2009-01-06 Kabushiki Kaisha Toshiba Systems and methods for diagnosing rate dependent errors using LBIST
US7415678B2 (en) * 2005-11-15 2008-08-19 Synopsys, Inc. Method and apparatus for synthesis of multimode X-tolerant compressor

Also Published As

Publication number Publication date
EP1852706B1 (de) 2009-10-28
EP1852706A1 (de) 2007-11-07
US7702983B2 (en) 2010-04-20
US20070283200A1 (en) 2007-12-06

Similar Documents

Publication Publication Date Title
DE602006004717D1 (de) Kapselperforationsmodul
DE602007002544D1 (de) Nuancierungsmittel
DE602007008423D1 (de) Flüssigkeitshärtung
DE602007003893D1 (de) Kippambossanordnung
DE602007006947D1 (de) Pyridopyrimidinonderivate
DE602007000258D1 (de) Kassetteneinspannmechanismus
DE602006020192D1 (de) Riemenscheibenanorndung
DE602007001280D1 (de) Getränkeextraktor
AT504580A3 (de) Scan-einrichtung
DK1849352T3 (da) Mejetærsker
DE602007008400D1 (de) Kaliummonopersulfatlösungen
DE602006019150D1 (de) Riemenscheibenanorndung
ATE546437T1 (de) Aminomethyl-4-imidazole
DE502007000218D1 (de) nsetzungen
DE502007002453D1 (de) Kunstoffverdichtergehäuse
DE602007000501D1 (de) Breitbandrichtkoppler
DE602007004080D1 (de) Tintenstrahlaufnehmer
DE602006010031D1 (de) Adaptive Scan-compression Architektur
DE602007007460D1 (de) Sehkrafttestsystem
DE602006016174D1 (de) Blisterverpackungsverfahren
DE502007000361D1 (de) Stanznieteinheit
DE502007001629D1 (de) Rfahren
DE602007000333D1 (de) Napfbefestigungsvorrichtung
DE102006045567A8 (de) Crimpstabilisierung
DE602007005649D1 (de) Lastansteueranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition