DE10349477A1 - Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer - Google Patents
Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer Download PDFInfo
- Publication number
- DE10349477A1 DE10349477A1 DE2003149477 DE10349477A DE10349477A1 DE 10349477 A1 DE10349477 A1 DE 10349477A1 DE 2003149477 DE2003149477 DE 2003149477 DE 10349477 A DE10349477 A DE 10349477A DE 10349477 A1 DE10349477 A1 DE 10349477A1
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor
- chip
- contact
- area
- bumps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8484—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
Description
Die Erfindung betrifft ein Halbleiterbauteil mit einem Gehäuse und mit einem Halbleiterchip, der einen großflächigen, elektrischen Übergang von einer Kontaktmetallisierungsfläche auf dem Halbleiterchip zu Außenkontakten außerhalb des Gehäuses aufweist.The The invention relates to a semiconductor device with a housing and with a semiconductor chip, which has a large area, electrical transition from a contact metallization area on the semiconductor chip external contacts outside of the housing having.
Unter einem großflächigen, elektrischen Übergang wird in diesem Zusammenhang ein Übergang von einer großflächigen Kontaktmetallisierungsfläche zu entsprechenden Außenkontakten verstanden, wobei sich die Großflächigkeit darauf bezieht, dass viele kleinflächige Elektroden von Halbleiterelementen eines Halbleiterchips durch den großflächigen elektrischen Übergang bzw. die großflächige Kontaktmetallisierungsfläche kurzgeschlossen werden. Die Vielzahl der kleinflächigen Elektroden kann dabei mehrere tausend betragen, wobei die Kleinflächigkeit im Bereich von mehreren μm2 liegen kann.In this context, a large-area, electrical transition is understood to be a transition from a large-area contact metallization surface to corresponding external contacts, where the large area refers to the fact that many small-area electrodes of semiconductor elements of a semiconductor chip are short-circuited by the large-area electrical junction or the large-area contact metallization surface. The plurality of small-area electrodes can amount to several thousand, wherein the small area can be in the range of several microns 2 .
Ein
derartiges Bauteil ist aus der Druckschrift
Ein hoher elektrischer Übergangswiderstand im Bereich des Übergangs von dem Halbleiterchip zu den Außenkontakten ist insbesondere bei Niedervolt-Leistungsbauteilen mit einer Ladungskompensationsstruktur nachteilig, da die Ladungskompensationsstruktur des Halbleiterchips einen geringeren Anteil am Gesamtdurchlasswiderstand aufweist, als die elektrische innere Verdrahtung des Halbleiterbauteils. Der Gesamtwiderstand bestimmt seinerseits die Verlustwärme eines Niedervolt-Leistungsbauteils im durchgeschalteten Zustand. Somit kommt es darauf an, den Übergangswiderstand vom Halbleiterchip zu den Außenkontakten so gering wie möglich zu halten, um damit die Verlustwärmeentwicklung zu vermindern.One high electrical contact resistance in the Area of transition from the semiconductor chip to the external contacts is in particular for low-voltage power components with a charge compensation structure disadvantageous because the charge compensation structure of the semiconductor chip a lower proportion of Gesamtdurchlasswiderstand, than the electrical internal wiring of the semiconductor device. The total resistance in turn determines the heat loss of a low-voltage power component in the switched state. Thus, it depends on the contact resistance from the semiconductor chip to the external contacts as low as possible to keep up the heat loss to diminish.
Aufgabe der Erfindung ist es, den Gesamtdurchlasswiderstand eines Halbleiterbauteils zu verringern, und die Verlustwärme im durchgeschalteten Zustand zu minimieren.task the invention is the Gesamtdurchlasswiderstand a semiconductor device reduce, and the heat loss to minimize in the through-connected state.
Gelöst wird diese Aufgabe mit dem Gegenstand der unabhängigen Ansprüche. Vorteilhafte Weiterbildungen ergeben sich aus den abhängigen Ansprüchen.Is solved this object with the subject of the independent claims. Advantageous developments result from the dependent claims.
Erfindungsgemäß wird ein Halbleiterbauteil mit einem Gehäuse und einem Halbleiterchip geschaffen. Der Halbleiterchip weist auf seiner Oberseite einen großflächigen, elektrischen Übergang von einer Kontaktmetallisierungsfläche auf dem Halbleiterchip zu Außenkontakten außerhalb des Gehäuses auf. Der Halbleiterchip weist auf seiner aktiven Oberseite eine Vielzahl von kleinflächigen Elektroden auf, wobei die Vielzahl der Elektroden über die Kontaktmetallisierungsfläche elekt risch kurzgeschlossen sind. Die Kontaktmetallisierungsfläche steht über eine Übergangsschicht mit mindestens einem der Außenkontakte elektrisch in Verbindung. Die Übergangsschicht weist auf der Kontaktmetallisierungsfläche verteilt angeordnete flache Kontakthöcker auf, welche von einem athäsiven elektrisch leitenden Material umgeben sind, welches den Rest der Kontaktmetallisierungsfläche abdeckt und die Kontakthöcker einhüllt.According to the invention is a Semiconductor component with a housing and a semiconductor chip created. The semiconductor chip has its top a large area, electrical transition from a contact metallization area on the semiconductor chip to external contacts outside of the housing. The semiconductor chip has a multiplicity on its active upper side of small area Electrodes, wherein the plurality of electrodes on the Kontaktmetallisierungsfläche are electrically short-circuited. The contact metallization surface is above a transition layer with at least one of the external contacts electrically connected. The transitional layer has distributed on the contact metallization flat arranged bumps on which of an athäsiven electrically conductive material are surrounded, which the rest of the Kontaktmetallisierungsfläche covers and wraps the contact bumps.
Eine derartige Übergangsschicht hat gegenüber einer leitenden Klebstoffschicht den Vorteil, dass die auf der Kontaktmetallisierungsfläche verteilten Kontakthöcker aus einem Metall hergestellt sind, das einen geringeren Widerstand als das elektrisch leitende adhäsive Material, in das die Kontakthöcker eingehüllt sind, aufweist. Auch der thermische Widerstand ist gegenüber einem elektrisch leitenden Klebstoff vermindert, da ein überwiegender Teil der Kontaktmetallisierungsfläche von den metallischen Kontakthöckern eingenommen wird. Durch Anordnung der Kontakthöcker in einer dichten Matrix auf der Kontaktmetallisierungsfläche, kann der Durchgangswiderstand der Übergangsschicht erheblich verringert werden, so dass der gesamte Durchlasswiderstand für ein Halbleiterbauteil im durchgeschalteten Zustand eine verminderte Verlustwärme entwickelt.A such transition layer has opposite a conductive adhesive layer has the advantage that the distributed on the Kontaktmetallisierungsfläche bumps made of a metal that has a lower resistance as the electrically conductive adhesive Material in which the contact bumps are shrouded, having. Also the thermal resistance is opposite to one electrically conductive adhesive decreases as a predominant Part of the Kontaktmetallisierungsfläche occupied by the metallic bumps becomes. By arranging the contact bumps in a dense matrix on the contact metallization surface, For example, the volume resistivity of the transition layer can be significantly reduced so that the total on resistance for a semiconductor device developed a reduced heat loss in the switched state.
Darüber hinaus kann über die verbesserte thermische Leitfähigkeit Verlustwärme günstiger an die Außenkontakte abgeführt werden. Schließlich tragen die Kontakthöcker dazu bei, die Montage einer großflächigen Metallelektrode, welche über einen Flachleiterabschnitt die Übergangsschicht mit den Außenkontakten verbindet, zu stabilisieren und thermische Spannungen beim Betrieb des Halbleiterbauteils abzubauen.Furthermore can over the improved thermal conductivity heat loss better to the external contacts dissipated become. After all wear the contact bumps helping to install a large-area metal electrode, which over a flat conductor section the transition layer with the external contacts connects, stabilize and thermal stresses during operation to dissipate the semiconductor device.
Vorzugsweise ist auf der Übergangsschicht mit Kontakthöckern und adhäsivem Material eine Metallelektrode angeordnet. Die Metallelektrode ist über einen Flachleiterabschnitt innerhalb des Gehäuses mit dem Außenkontakt außerhalb des Gehäuses verbunden, wobei Metallelektrode und Flachleiterabschnitt einen Clip bilden. Ein derartiger Clip kann dadurch erreicht werden, dass die Metallelektrodenplatte auf einer Randseite abgewinkelt ist und mit ihrer abgewinkelten Fläche innerhalb des Gehäuses mit Außenkontakten elektrisch verbunden ist.Preferably is on the transition layer with bumps and adhesive Material arranged a metal electrode. The metal electrode is over one Flat conductor section within the housing with the external contact outside of the housing connected, wherein metal electrode and flat conductor section a Make a clip. Such a clip can be achieved in that the metal electrode plate is angled on one edge side and with its angled surface inside the case with external contacts electrically connected.
Der Clip kann im Bereich der Metallelektrode eine großflächige Lotschicht aufweisen. Diese Lotschicht ist so ausgerichtet, dass sie mit den Kontakthöckern verlötet ist. Eine derartige Lotschicht hat den Vorteil, dass der Clip, sowohl auf den Kontakthöckern der Übergangsschicht, als auch auf den inneren Abschnitten von Flachleitern eines Flachleiterrahmens aufgelötet werden kann. Gleichzeitig mit dem Verlöten entsteht eine innige Verbindung mit dem adhäsivem, elektrisch leitenden Material, das die Kontakthöcker umschließt. Somit ist es möglich, einen geringeren Übergangswiderstand bei verbesserter elektrischer Leitfähigkeit vom Halbleiterchip zu den Außenkontakten zu schaffen, womit gleichzeitig die Verlustleistung vermindert wird und zusätzlich eine verbesserte Abführung der Verlustwärme erreicht wird.Of the Clip can in the region of the metal electrode a large-scale solder layer exhibit. This layer of solder is aligned so that they match the bumps soldered is. Such a solder layer has the advantage that the clip, both on the bumps of the transitional layer, as well as soldered on the inner portions of flat conductors of a lead frame can. Simultaneously with the soldering creates an intimate connection with the adhesive, electrically conductive Material that the contact bumps encloses. Thus, it is possible a lower contact resistance with improved electrical conductivity of the semiconductor chip to the external contacts to create, which at the same time the power loss is reduced and additionally an improved exhaustion the heat loss is reached.
Aufgrund der Adhäsivität des elektrisch leitenden Materials, das die Kontakthöcker umgibt, ist es auch möglich, dass der Clip in den Bereich der Metallelektrode über das adhäsive Material der großflächigen Übergangsschicht mit der Kontaktmetallisierungsfläche auf dem Halbleiterchip verklebt ist. Auch mit dieser Variante wird sowohl die thermische Leitfähigkeit, als auch die elektrische Leitfähigkeit der Übergangsschicht vergrößert, womit der Gesamtdurchlasswiderstand eines Halbleiterbauteils vermindert wird.by virtue of the adhesiveness of the electric conductive material surrounding the bumps, it is also possible that the clip in the region of the metal electrode on the adhesive material of the large-area transition layer with the contact metallization area is glued to the semiconductor chip. Also with this variant becomes both the thermal conductivity, as well as the electrical conductivity the transition layer increases, with reduces the Gesamtdurchlasswiderstand a semiconductor device becomes.
In einer weiteren Ausführungsform der Erfindung ist es vorgesehen, dass die Kontaktmetallisierungsfläche einer Aluminiumlegierung mit den Legierungskomponenten Silicium und/oder Kupfer aufweist. Dabei liegt der Siliciumanteil zwischen 2 und 5 % und der Kupferanteil zwischen 1 % und 10 %. Eine derartige Aluminiumlegierung hat den Vorteil, dass bereits die Kontaktmetallisierungsfläche eine hohe elektrische Leitfähigkeit aufweist und darüber hinaus wird die Oxidationsneigung des Aluminiums durch die Siliciumlegierungskomponente vermindert und die Volumenleitfähigkeit der Aluminiumlegierung durch die Kupferkomponente verbessert. Darüber hinaus ist diese Aluminiumlegierung geeignet, mit Kontakthöckern aus Gold oder einer Goldlegierung ein niedrig schmelzendes Eutektikum einzugehen, was eutektisches Auflöten der Kontakthöcker auf die Aluminiumlegierungen enthaltende Kontaktmetallisierungsfläche ermöglicht.In a further embodiment The invention provides that the contact metallization of a Aluminum alloy with the alloying components silicon and / or Copper has. The silicon content is between 2 and 5% and the copper content between 1% and 10%. Such an aluminum alloy has the advantage that already the contact metallization a high electrical conductivity and above In addition, the tendency of the aluminum to oxidize becomes due to the silicon alloy component diminished and the volume conductivity the aluminum alloy is improved by the copper component. Furthermore This aluminum alloy is suitable with contact bumps Gold or a gold alloy, a low-melting eutectic what to do eutectic soldering the contact bumps on allowing the aluminum alloy containing Kontaktmetallisierungsfläche.
Zu dem Gesamtdurchgangswiderstand trägt auch der Rückseitenkontakt des Halbleiterchips bei. Zur Verminderung des Rückseitenwiderstands kann der Halbleiterchip auf eine metallische Chipinsel eines Flachleiters eutektisch gelötet sein, oder mit einer entsprechend elektrisch leitenden Klebstoffschicht auf der Chipinsel eines Flachleiters aufgeklebt werden.To the total contact resistance also contributes to the rear contact of the semiconductor chip at. To reduce the backside resistance of the Semiconductor chip on a metallic chip island of a flat conductor soldered eutectically be, or with a corresponding electrically conductive adhesive layer glued on the chip island of a flat conductor.
Das adhäsive Material der Übergangsschicht kann ein isotopleitender Stoff sein, der den Vorteil hat, dass beim Einhüllen der Kontakthöcker keine bevorzugten Richtungen für eine erhöhte Leitfähigkeit entstehen, vielmehr kann der isotoplei tende Klebstoff in sämtliche Ecken und Winkel eindringen und dort eine leitfähige Verbindung herstellen.The adhesive Material of the transition layer can is an isotope conducting substance, which has the advantage that when wrapping the bumps no preferred directions for an increased Conductivity arise, Rather, the isotoplei tend adhesive can penetrate into all corners and angles and there a conductive one Establish connection.
Weiterhin kann das adhäsive, elektrisch leitende Material einen Polymerkunststoff mit einem Metallpartikel-Füllstoffgrad zwischen 80 und 98 Gew.% aufweisen. Durch den hohen Füllstoffgrad wird gewährleistet, dass das adhäsive Material beim Zusammenbau des Halbleiterbauteils eine hohe elektrische Leitfähigkeit entwickelt. Aus verfahrenstechnischen Gründen ist ein Füllstoffgrad von 90 bis 95 Gew.% bevorzugt. Für eine hohe Leitfähigkeit wird ein Füllstoffgrad zwischen 95 und 98 Gew.% bevorzugt.Farther can the adhesive, electrically conductive material is a polymer plastic having a metal particle filler degree between 80 and 98% by weight. Due to the high degree of filler is guaranteed that the adhesive Material during assembly of the semiconductor device, a high electrical conductivity developed. For procedural reasons, a degree of filler from 90 to 95% by weight is preferred. For a high conductivity becomes a filler degree between 95 and 98% by weight is preferred.
Weiterhin ist es vorgesehen, dass die Metallpartikel des athesiven Materials Nanopartikel sind, die einen mittleren Partikeldurchmesser von einigen 10 μm aufweisen. Dieses Material hat den Vorteil, dass eine hochdichte Packung mit einem Füllstoffgrad von bis zu 98 Gew.% erreicht werden kann, wenn es mit Metallpartikeln im μm-Bereich gemischt wird. Bei einem hohen Anteil an Nanopartikeln kann sich das adhäsive Material an jede beliebige Kontur der Kontakthöcker anpassen.Farther It is envisaged that the metal particles of the athesive material Nanoparticles are that have a mean particle diameter of some 10 microns. This material has the advantage of having a high density packing a filler degree of up to 98 wt.% can be achieved when using metal particles in the μm range is mixed. At a high proportion of nanoparticles may be the adhesive Adjust material to any contour of bumps.
Weiterhin ist es vorgesehen, dass die Kontakthöcker gebondete Thermokompressionsköpfe mit Gold oder einer Goldlegierung aufweisen. Derartige Thermokompressionsköpfe haben den Vorteil, dass sie in schneller Folge auf der Kontaktmetallisierungsfläche gebondet werden können und eine zuverlässige Verbindung mit dem Material der Kontaktmetallisierungsfläche beim Bonden durch Bilden eutektischer Legierungen eingehen.Farther it is envisaged that the contact bumps bonded thermocompression heads with Gold or a gold alloy. Such thermocompression heads have the advantage that they are bonded in rapid succession on the Kontaktmetallisierungsfläche can be and a reliable one Compound with the material of the contact metallization surface in Bonding by forming eutectic alloys.
Vorzugsweise ist das Halbleiterbauteil ein Niedervolt-Leistungsverstärker und/oder ein Leistungsschalter. Die Vielzahl von kleinflächigen Elektroden sind in diesem Fall Sour ceelektroden von Zellenfeldern, wobei jede der Zelle einen vertikalen MOS-Transistor darstellt. Diese kleinflächigen Sourceelektroden von wenigen μm2-Größe sind mittels der großflächigen Kontaktmetallisierungsfläche, sowie durch die Übergangsschicht und durch die Metallelektrode zu einer großflächigen, gemeinsamen Sourceelektrode kurzgeschlossen. Über vergrabene Leiterbahnen werden auch die an der aktiven Oberseite des Halbleiterchips angeordneten Gateanschlüsse der MOS-Leistungstransistoren zu einem gemeinsamen Gatekontakt zusammengefasst, der jedoch in einer Kontaktfläche auf dem Halbleiterchip endet, die nur einige 10 μm Seitenlänge aufweist. Da über den Gatekontakt keine Leistung transportiert wird, reicht eine Bondverbindung mit einem Bonddraht aus, um die gemeinsame Gateelektrode für die Vielzahl von Gatestrukturen auf dem Halbleiterchip zu versorgen.Preferably, the semiconductor device is a low-voltage power amplifier and / or a power switch. The plurality of small-area electrodes in this case are source electrodes of cell arrays, each cell constituting a vertical MOS transistor. These small-area source electrodes of a few microns 2 size are by means of the large-area Kontaktmetallisierungsfläche, as well as through the transition layer and through the metal electrode to a large area, common Source electrode shorted. Via buried interconnects, the gate terminals of the MOS power transistors arranged on the active upper side of the semiconductor chip are combined to form a common gate contact, which, however, terminates in a contact area on the semiconductor chip, which has only a few 10 μm side length. Since no power is transported via the gate contact, a bonding connection with a bonding wire is sufficient to supply the common gate electrode for the plurality of gate structures on the semiconductor chip.
Über den großflächigen Kontakt, den die Rückseite des Halbleiterchips mit der Chipinsel bildet, wird der Drainanschluß bzw. die Drainelektrode eines derartigen vertikalen MOS-Leistungstransistors verwirklicht. Innerhalb des Halbleitermaterials bilden die Zellen der Zellenfelder eine Ladungskompensationsstruktur, wobei aufgrund des Niedervoltbereichs die Dicke des Halbleiterchips und damit auch die Dicke der Ladungskompensationsstruktur nur wenige 10 μm beträgt. Der Durchlasswiderstand eines derart dünnen und hochdotierten Halbleiterchips ist im Verhältnis zu dem Elektrodenaufbau auf der aktiven Oberseite des Halbleiterchips gering, so dass der Durchlasswiderstand großenteils von dem Elektrodenaufbau insbesondere von dem Sourceelektrodenaufbau, bestimmt wird.On the large-scale contact, the back forms the semiconductor chip with the chip island, the drain terminal or the Drain electrode of such a vertical power MOS transistor realized. Within of the semiconductor material, the cells of the cell fields form one Charge compensation structure, due to the low-voltage range the thickness of the semiconductor chip and thus also the thickness of the charge compensation structure only a few 10 μm is. The on-resistance of such a thin and heavily doped semiconductor chip is in proportion to the electrode structure on the active top side of the semiconductor chip low, so that the on-resistance is largely due to the electrode structure in particular of the source electrode structure.
In einer bevorzugten Ausführungsform der Erfindung werden jedoch noch auf dem Halbleiterwafer in den Halbleiterchippositionen Thermokompressionsköpfe als Kontakthöcker aufgebracht. Dabei werden diese Kontakthöcker in einer Matrix auf den Kontaktmetallisierungsflächen der Halbleiterchippositionen gebondet. Dieses Verfahren hat gegenüber dem Bonden auf der jeweiligen Chipoberfläche den Vorteil, dass für die Fertigstellung des Wafers mit Thermokompressionskontakten eine geringere Produktionszeit erforderlich ist, als für das Einspannen jedes einzelnen Halbleiterchips in eine Bondmaschine, um dann die Bondvorgänge zur Herstellung der Thermokompressionsköpfe als Kontakthöcker zu realisieren.In a preferred embodiment However, the invention are still on the semiconductor wafer in the Semiconductor chip positions Thermocompression heads applied as contact bumps. These contact bumps in a matrix on the contact metallization areas of the semiconductor chip locations bonded. This procedure has opposite to the bonding on the respective chip surface the advantage of that for the completion of the wafer with thermocompression contacts one lower production time is required than for clamping each individual semiconductor chips in a bonding machine, then the bonding operations to Production of thermocompression heads to realize as a contact bump.
Ein weiterer Schritt zur Vollendung einer Umverdrahtungsschicht auf einer Kontaktmetallisierungsfläche eines Halbleiterchips besteht darin, dass in jeder der Halbleiterchipposition des Halbleiterwafers ein adhäsives, elektrisch leitendes Material unter Umhüllen der Thermokompressionsköpfe auf die Kontaktmetallisierungsflächen aufgebracht wird. Dieses kann auf dem Wafer gleichzeitig für mehrere Halbleiterchips vorgenommen werden, beispielsweise durch Drucktechnik, wie Sieb drucktechnik oder Schablonendrucktechnik. Aufgrund dieser Gleichzeitigkeit kann wiederum der Fertigungsprozess verbilligt werden.One another step to complete a redistribution layer a contact metallization surface of a semiconductor chip is that in each of the semiconductor chip position of the semiconductor wafer an adhesive, electrically conductive material while enclosing the thermocompression heads the contact metallization areas is applied. This can be on the wafer simultaneously for several semiconductor chips be made, for example by printing technology, such as screen printing technology or stencil printing technique. Because of this simultaneity can in turn, the manufacturing process will be cheapened.
Ein Verfahren zur Herstellung eines Halbleiterbauteils mit einem Gehäuse und mit einem Halbleiter, der einen großflächigen elektrischen Übergang von einer Kontaktmetallisierungsfläche auf dem Halbleiterchip zu Außenkontakten außerhalb des Gehäuses aufweist, erfordert vorzugsweise die nachfolgenden Verfahrensschritte.One Method for producing a semiconductor device with a housing and with a semiconductor that has a large-area electrical transition from a contact metallization surface on the semiconductor chip to external contacts outside of the housing preferably requires the following process steps.
Zunächst wird ein Flachleiterrahmen mit Halbleiterbauteilpositionen hergestellt, wobei die Halbleiterbauteilpositionen Chipinseln, Flachleiteraußenkontakte und mindestens eine Clipanschlussfläche bereitstellen. Parallel zur Herstellung des Flachleiters können Halbleiterchips hergestellt werden, wobei die Halbleiterchips eine Kontaktmetallisierungsfläche unter Kurzschließen einer Vielzahl von kleinflächigen Elektroden bereitstellen. Anschließend wird eine Matrix von Kontakthöckern durch Aufbonden einer Matrix von Thermokompressionsköpfen auf den Kontaktmetallisierungsflächen der Halbleiterchips hergestellt, sofern nicht die Halbleiterchips durch ein Trennen eines geeignet ausgebildeten Wafers bereits eine derartige Matrix von Kontakthöckern aufweisen.First, will a leadframe with semiconductor device positions produced, wherein the semiconductor device positions are chip islands, flat conductor outer contacts and provide at least one clip pad. Parallel For producing the flat conductor, semiconductor chips can be produced be, wherein the semiconductor chips under a Kontaktmetallisierungsfläche short a variety of small area Provide electrodes. Subsequently, a matrix of bumps through Bonding a matrix of thermo-compression heads to the contact metallization surfaces of the Semiconductor chips produced, unless the semiconductor chips through separating a suitably formed wafer already such Have matrix of bumps.
Anschließend wird selektiv adhäsives, elektrisch leitendes Material unter Umhüllen der Thermokompressionsköpfe auf die Halbleiterchips aufgebracht. Auch hier gilt, wenn diese Umhüllung bereits auf einem Halbleiterwafer zur Verfügung gestellt wird, dann weist der fertige Halbleiterchip bereits die Übergangsschicht aus Kontakthöckern und adhäsiv elektrisch leitendem Material auf.Subsequently, will selectively adhesive, electrically conductive material while enclosing the thermocompression heads the semiconductor chips applied. Again, if this wrapping is already on a semiconductor wafer available is set, then the finished semiconductor chip already has the transition layer from bumps and electrically adhesive conductive material.
Die so präparierten Halbleiterchips werden dann in den Halbleiterbauteilpositionen auf Chipinseln des Flachleiterrahmens aufgebracht. Als nächstes werden die Clips auf die Übergangsschicht des Halbleiterchips aufgesetzt und die Clipanschlussfläche des Flachleiterrahmens mit einer abgewinkelten Fahne eines Clips verbunden. Danach wird das Gehäuse in der jeweiligen Halbleiterbauteilposition angebracht. Schließlich kann der Flachleiterrahmen zu Halbleiterbauteilen aufgetrennt werden.The so prepared Semiconductor chips are then deposited in the semiconductor device locations Chip islands of the leadframe applied. Next will be the clips on the transition layer of the semiconductor chip and the clip terminal surface of the Flat conductor frame connected to an angled flag of a clip. After that, the case becomes mounted in the respective semiconductor device position. Finally, can the leadframe be separated into semiconductor components.
Dieses Verfahren hat den Vorteil, dass soweit wie möglich zunächst alle Schritte der Metallisierung und Kontaktierung der Halbleiterchips auf einem Waferlevel durchgeführt werden.This Method has the advantage that, as far as possible, first all steps of the metallization and contacting the semiconductor chips are performed on a wafer level.
Darüber hinaus hat das Verfahren den Vorteil, dass eine geschlossene, elektrisch leitende Übergangsschicht geschaffen wird, die den Gesamtdurchlasswiderstand des Halbleiterbauteils reduziert und somit die Verlustwärme minimiert.Furthermore the process has the advantage of being a closed, electric conductive transition layer is created, which the Gesamtdurchlasswiderstand of the semiconductor device reduces and thus the heat loss minimized.
Die Kontaktmetallisierungsfläche, welche kleinflächigen Elektroden miteinander zu einer gemeinsamen großflächigen Elektrode verbindet, kann mittels Sputtertechnik, Aufdampftechnik, oder durch Abscheiden aus der Gasphase oder mittels Drucktechnik aufgebracht werden. Diese Techniken haben den Vorteil, dass sie bereits auf dem Waferlevel anwendbar sind. Soweit es die Sputtertechnik, die Aufdampftechnik und die Abscheidung aus der Gasphase betrifft, werden die entstehenden Metallbeschichtungen nach dem Aufbringen der Metallisierung zu Kontaktmetallisierungsflächen strukturiert. Bei Drucktechniken, zu denen Siebdrucktechnik und Schablonendrucktechnik gehört, wird von vornherein eine strukturierte Metallisierung zur Verfügung gestellt.The Kontaktmetallisierungsfläche, which connects small-area electrodes together to form a common large-area electrode can by means of sputtering, vapor deposition, or by Deposition from the gas phase or be applied by printing. These techniques have the advantage that they are already applicable at the wafer level. As far as the sputtering technique, the vapor deposition technique and the deposition from the gas phase is concerned, the resulting metal coatings are patterned after the application of the metallization to Kontaktmetallisierungsflächen. In printing techniques, which include screen printing and stencil printing technology, a structured metallization is provided from the outset.
Ein Herstellen einer Matrix von Kontakthöckern kann auch durch Aufdrucken und Sintern einer Metallpaste auf den Kontaktmetallisierungsflächen der Halbleiterchips bzw. des Halbleiterwafers erfolgen. Diese Verfahrensvariante hat gegenüber der Herstellung von Kontakthöckern mit Hilfe des Thermokompressions- oder des Thermosonicverfahrens den Vorteil, dass die Kontakthöcker durch das Drucken gleichzeitig und parallel aufgebracht werden, und nicht wie beim Thermokompressionsverfahren seriell und damit nacheinander hergestellt werden müssen. Auch das Aufbringen eines athesiven, elektrisch leitenden Materials unter Umhüllung der fertigen Kontakthöcker kann durch Schablonendruck oder auch durch Dispensen erfolgen. Während der Schablonendruck wieder ein Parallelverfahren ist, das gleichzeitig für viele Halbleiterchips auf einem Halbleiterwafer anwendbar ist, ist das Dispensen ein serieller Vorgang, der jeden Halbleiterchip eines Wafers oder jeden Halbleiterchip auf einem Flachleiterstreifen einzeln mit dem athesiven, elektrisch leitenden Material beschichtet.One Making a matrix of bumps can also be done by printing and sintering a metal paste on the contact metallization surfaces of Semiconductor chips or semiconductor wafer take place. This process variant has opposite the production of contact bumps using the thermocompression or thermosonic method Advantage that the contact bumps be applied simultaneously and in parallel by printing, and not in series, as in the thermocompression process, and thus in succession must be made. Also the application of an athesive, electrically conductive material under cover the finished contact bump can be done by stencil printing or by dispensing. While the stencil printing is again a parallel process, which is at the same time for many Semiconductor chips is applicable to a semiconductor wafer, that is Dispensen a serial process that includes each semiconductor chip Wafers or each semiconductor chip on a flat conductor strip individually coated with the athesive, electrically conductive material.
Um die Halbleiterchips auf den Chipinseln des Flachleiterrahmens unterzubringen, kann eine Löttechnik und/oder eine Klebetechnik eingesetzt werden. Die Klebetechnik hat den Vorteil, dass sie bei Raumtemperatur durchführbar ist, und höchstens zum Aushärten des elektrisch leitenden Klebstoffs eine etwas erhöhte Temperatur benötigt, der Nachteil ist aber wiederum eine geringe elektrische und thermische Leitfähigkeit, so dass es von Vorteil ist, den Halbleiterchips mittels eines Lotmetalls auf die Chipinsel des Flachleiterrahmens aufzubringen.Around to accommodate the semiconductor chips on the chip islands of the lead frame, can be a soldering technique and / or an adhesive technique can be used. The adhesive technology has the advantage that it is feasible at room temperature, and at most to Harden of the electrically conductive adhesive a slightly elevated temperature needed the disadvantage is again a low electrical and thermal Conductivity, so that it is advantageous to the semiconductor chips by means of a Lotmetalls to apply to the chip island of the lead frame.
Das Aufbringen des Clips auf die Übergangsschicht des Halbleiterchips und auf die Clipanschlussfläche des Flachleiter rahmens kann durch Löten erfolgen. Dazu wird die Seite des Clips mit einer Lotschicht überzogen, die zu den Kontakthöckern bzw. zu der Clipanschlussfläche hin ausgerichtet sind. Ein geeignetes Lot wird bei einer Temperatur unter 150°C schmelzen, wobei vorzugsweise die Schmelztemperatur zwischen 0°C und 120°C liegt.The Apply the clip to the transition layer the semiconductor chip and the clip pad of the lead frame can by soldering respectively. For this, the side of the clip is covered with a layer of solder, to the contact bumps or to the clip interface are aligned. A suitable solder becomes at a temperature below Melt 150 ° C, wherein preferably the melting temperature is between 0 ° C and 120 ° C.
In einer weiteren Durchführung des erfindungsgemäßen Verfahrens wird ein zweiteiliges Gehäuse in den Bauteilpositionen in zwei Stufen montiert. In der ersten Stufe wird zunächst ein offenes Hohlgehäuse vor dem Aufbringen der Halbleiterchips in den Bauteilpositionen angeordnet und mit dem Flachleiterrahmen verbunden. Nach dem Aufbringen der Chips und der Clips wird das Hohlgehäuse mit einer zweiten Gehäusehälfte verschlossen. Dabei kann das Hohlgehäuse aus Keramik sein, wenn das Halbleiterbauteil für Hochfrequenzanwendungen oder für Hochtemperaturanwendungen bestimmt ist. Zum Schutz vor Streufeldern kann das Hohlgehäuse von Abdeckschichten und Abdeckwänden bedeckt sein, die ein Einkoppeln von Streufeldern dämpfen.In another implementation the method according to the invention becomes a two-part housing mounted in the component positions in two stages. In the first Stage will be first an open hollow housing before applying the semiconductor chips in the component positions arranged and connected to the leadframe. After applying the Chips and the clips, the hollow housing is closed with a second housing half. In this case, the hollow housing be made of ceramic, if the semiconductor device for high frequency applications or for high temperature applications is determined. To protect against stray fields, the hollow housing of Cover layers and cover walls be covered, which dampen a coupling of stray fields.
Die Erfindung wird nun anhand der beigefügten Figuren näher erläutert.The The invention will now be described with reference to the accompanying figures.
Entscheidend
für den
Durchlasswiderstand zwischen der Drainelektrode D auf der Rückseite
Um
die thermische und elektrische Leitfähigkeit des Übergangs
von der Oberseite
Das
hochgefüllte,
leitende und adhäsive
Material
Der
hohe Füllstoffgrad
von bis zu 98 Gew.% und die metallischen Kontakthöcker
Zwischen
den Sourceanschlüssen
s sind auf der Oberseite
Auf
die Funktion und Struktur des vertikalen MOS-Leistungstransistors
mit einer Leistungskompensationsstruktur aus einer Vielzahl von
Transistorzellen wird lediglich der Vollständigkeit halber kurz eingegangen.
Der Halbleiterchip
Bei
dieser zweiten Ausführungsform
der Erfindung sind, sowohl die Drainelektrode D, als auch die großflächige Sourceelektrode
S von einem Kunststoffgehäuse
Die
Sourceelektrode S stellt einen Clip
Auf
der linken Seite dieser Darstellung ist eine Gateelektrode G auf
dem Halbleiterchip
Der
Unterschied dieses Halbleiterbauteils
Somit
kann auf alle Elektroden S, D und G des MOS-Leistungstransistors
des Halbleiterchips
Die
Drainelektrode D wird bei dieser vierten Ausführungsform der Erfindung von
einer Wärmesenke
Die
großflächige Sourceelektrode
S kann in mehrere Flachleiterabschnitte
- 11
- HalbleiterbauteilSemiconductor device
- 22
- Gehäusecasing
- 33
- HalbleiterchipSemiconductor chip
- 44
- Übergang (elektrisch)crossing (Electric)
- 55
- KontaktmetallisierungsflächeKontaktmetallisierungsfläche
- 66
- Außenkontaktoutside Contact
- 77
- kleinflächige Elektrodesmall-area electrode
- 88th
- aktive Oberseiteactive top
- 99
- ÜbergangsschichtTransition layer
- 1010
- HalbleiterbauteilSemiconductor device
- 1111
- Kontakthöckerbumps
- 1212
- adhäsives leitendes Materialadhesive conductive material
- 1313
- Metallelektrodemetal electrode
- 1414
- FlachleiterabschnittFlat conductor section
- 1515
- Clipclip
- 1616
- Lotschichtsolder layer
- 1818
- Chipinselchip island
- 1919
- Flachleiterflat Head
- 2020
- HalbleiterbauteilSemiconductor device
- 2121
- Metallpartikelmetal particles
- 2222
- Zellenfeldcell array
- 2323
- ThermokompressionskopfThermo-compression head
- 2424
- InnenflachleiterInternal leads
- 2525
- ClipanschlussflächeClip pad
- 2626
- Rückseite des Halbleiterchipsback of the semiconductor chip
- 2727
- GateoiydGateoiyd
- 2828
- Gatemetallisierunggate metallization
- 2929
- Leiterbahnenconductor tracks
- 3030
- HalbleiterbauteilSemiconductor device
- 31–3431-34
- EpitaxischichtenEpitaxischichten
- 3535
- Bonddrahtbonding wire
- 3636
- Unterseite des Gehäusesbottom of the housing
- 3737
- Wärmesenkeheat sink
- 3838
- AußenkontaktflächeExternal contact area
- 3939
- elektrisch leitender Klebstoffelectrical conductive adhesive
- DD
- Drainelektrodedrain
- GG
- Gatelektrodegate electrode
- hH
- Dicke des Halbleiterchipsthickness of the semiconductor chip
- HH
- Dicke der Elektrodenstrukturthickness the electrode structure
- SS
- Sourceelektrodesource electrode
- ss
- Sourceanschlusssource terminal
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2003149477 DE10349477A1 (en) | 2003-10-21 | 2003-10-21 | Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2003149477 DE10349477A1 (en) | 2003-10-21 | 2003-10-21 | Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer |
Publications (1)
Publication Number | Publication Date |
---|---|
DE10349477A1 true DE10349477A1 (en) | 2005-02-24 |
Family
ID=34089302
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE2003149477 Withdrawn DE10349477A1 (en) | 2003-10-21 | 2003-10-21 | Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE10349477A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102006060484A1 (en) * | 2006-12-19 | 2008-06-26 | Infineon Technologies Ag | Semiconductor device with a semiconductor chip and method for producing the same |
US7489023B2 (en) | 2005-02-25 | 2009-02-10 | Infineon Technologies Ag | Semiconductor device including a semiconductor chip with signal contact areas and supply contact areas, and method for producing the semiconductor device |
DE102007022338A1 (en) * | 2007-07-26 | 2009-04-09 | Semikron Elektronik Gmbh & Co. Kg | Power semiconductor component with metal contact layer and manufacturing method thereof |
DE102013219433A1 (en) * | 2013-09-26 | 2015-03-26 | Siemens Aktiengesellschaft | Electronic power module with elastic contacts and stack construction with such a power module |
WO2020255773A1 (en) * | 2019-06-20 | 2020-12-24 | 富士電機株式会社 | Semiconductor device and method for manufacturing semiconductor device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6040626A (en) * | 1998-09-25 | 2000-03-21 | International Rectifier Corp. | Semiconductor package |
DE10003671A1 (en) * | 1999-01-28 | 2000-08-10 | Hitachi Ltd | Semiconductor component, especially a surface mountable semiconductor package, has front and back face electrodes connected to metal parts by precious metal-containing bodies or layers |
WO2001022491A1 (en) * | 1999-09-20 | 2001-03-29 | Telefonaktiebolaget Lm Ericsson (Publ) | Semiconductive chip having a bond pad located on an active device |
US20010050422A1 (en) * | 2000-06-09 | 2001-12-13 | Munehisa Kishimoto | Semiconductor device and a method of manufacturing the same |
US6380622B1 (en) * | 1998-11-09 | 2002-04-30 | Denso Corporation | Electric apparatus having a contact intermediary member and method for manufacturing the same |
DE10134943A1 (en) * | 2001-07-23 | 2002-10-17 | Infineon Technologies Ag | Electronic power component comprises a semiconductor chip having contact surfaces of source contacts on its active surface and a gate contact |
-
2003
- 2003-10-21 DE DE2003149477 patent/DE10349477A1/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6040626A (en) * | 1998-09-25 | 2000-03-21 | International Rectifier Corp. | Semiconductor package |
US6380622B1 (en) * | 1998-11-09 | 2002-04-30 | Denso Corporation | Electric apparatus having a contact intermediary member and method for manufacturing the same |
DE10003671A1 (en) * | 1999-01-28 | 2000-08-10 | Hitachi Ltd | Semiconductor component, especially a surface mountable semiconductor package, has front and back face electrodes connected to metal parts by precious metal-containing bodies or layers |
WO2001022491A1 (en) * | 1999-09-20 | 2001-03-29 | Telefonaktiebolaget Lm Ericsson (Publ) | Semiconductive chip having a bond pad located on an active device |
US20010050422A1 (en) * | 2000-06-09 | 2001-12-13 | Munehisa Kishimoto | Semiconductor device and a method of manufacturing the same |
DE10134943A1 (en) * | 2001-07-23 | 2002-10-17 | Infineon Technologies Ag | Electronic power component comprises a semiconductor chip having contact surfaces of source contacts on its active surface and a gate contact |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7489023B2 (en) | 2005-02-25 | 2009-02-10 | Infineon Technologies Ag | Semiconductor device including a semiconductor chip with signal contact areas and supply contact areas, and method for producing the semiconductor device |
DE102006060484A1 (en) * | 2006-12-19 | 2008-06-26 | Infineon Technologies Ag | Semiconductor device with a semiconductor chip and method for producing the same |
US7851927B2 (en) | 2006-12-19 | 2010-12-14 | Infineon Technologies Ag | Semiconductor component comprising a semiconductor chip and semiconductor component carrier with external connection strips |
DE102006060484B4 (en) * | 2006-12-19 | 2012-03-08 | Infineon Technologies Ag | Semiconductor device with a semiconductor chip and method for producing the same |
DE102007022338A1 (en) * | 2007-07-26 | 2009-04-09 | Semikron Elektronik Gmbh & Co. Kg | Power semiconductor component with metal contact layer and manufacturing method thereof |
US8110925B2 (en) | 2007-07-26 | 2012-02-07 | Semikron Elektronik Gmbh & Co., Kg | Power semiconductor component with metal contact layer and production method therefor |
DE102007022338B4 (en) * | 2007-07-26 | 2013-12-05 | Semikron Elektronik Gmbh & Co. Kg | Manufacturing method for a power semiconductor device with metal contact layer |
DE102013219433A1 (en) * | 2013-09-26 | 2015-03-26 | Siemens Aktiengesellschaft | Electronic power module with elastic contacts and stack construction with such a power module |
DE102013219433B4 (en) | 2013-09-26 | 2019-05-29 | Siemens Aktiengesellschaft | Electronic power module with elastic contacts and stack construction with such a power module |
WO2020255773A1 (en) * | 2019-06-20 | 2020-12-24 | 富士電機株式会社 | Semiconductor device and method for manufacturing semiconductor device |
JPWO2020255773A1 (en) * | 2019-06-20 | 2021-10-21 | 富士電機株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
JP7238985B2 (en) | 2019-06-20 | 2023-03-14 | 富士電機株式会社 | Semiconductor device and method for manufacturing semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102006008632B4 (en) | Power semiconductor device and method for its production | |
DE10231385B4 (en) | Semiconductor chip with bond pads and associated multi-chip package | |
DE102005054872B4 (en) | Vertical power semiconductor device, semiconductor device and method of making the same | |
DE102006021959B4 (en) | Power semiconductor device and method for its production | |
DE102007006447B4 (en) | Electronic module and method for manufacturing the electronic module | |
DE10201781B4 (en) | High frequency power device and high frequency power module and method of making the same | |
DE10250538B4 (en) | Electronic component as multichip module and method for its production | |
DE102005055761B4 (en) | Power semiconductor component with semiconductor chip stack in bridge circuit and method for producing the same | |
DE10259221B4 (en) | Electronic component comprising a stack of semiconductor chips and method of making the same | |
DE102005039478B4 (en) | Power semiconductor device with semiconductor chip stack and method for producing the same | |
DE19520700B4 (en) | Semiconductor chip layout | |
DE102012200329B4 (en) | Semiconductor arrangement with a heatspreader and method for producing a semiconductor device | |
DE102007018914B4 (en) | Semiconductor device with a semiconductor chip stack and method for producing the same | |
DE102007007142B4 (en) | Benefits, semiconductor device and method for their production | |
DE102015115999B4 (en) | Electronic component | |
WO2006021191A1 (en) | Planar circuit semiconductor assembly comprising a semiconductor chip | |
DE102013208818A1 (en) | Reliable area joints for power semiconductors | |
DE102006034679A1 (en) | Semiconductor module with power semiconductor chip and passive component and method for producing the same | |
DE102008023127A1 (en) | Semiconductor device | |
DE102005031836B4 (en) | Semiconductor power module with SiC power diodes and method of making the same | |
DE102018212438A1 (en) | SEMICONDUCTOR HOUSING WITH ELECTROMAGNETIC SHIELDING STRUCTURE AND METHOD FOR THE PRODUCTION THEREOF | |
DE102007036841B4 (en) | Semiconductor device with semiconductor chip and method for its production | |
DE10336747A1 (en) | Semiconductor component used as a power transistor comprises a layer structure with a semiconductor chip, a support for the chip and an electrically insulating layer made from nano-particles of an electrically insulating material | |
DE102021102421A1 (en) | Semiconductor packages using package-in-package systems and related methods | |
DE10349477A1 (en) | Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OAV | Publication of unexamined application with consent of applicant | ||
OP8 | Request for examination as to paragraph 44 patent law | ||
8130 | Withdrawal |