DE102014104819A1 - Carrier and / or clip for semiconductor elements, semiconductor device and method of manufacture - Google Patents
Carrier and / or clip for semiconductor elements, semiconductor device and method of manufacture Download PDFInfo
- Publication number
- DE102014104819A1 DE102014104819A1 DE102014104819.9A DE102014104819A DE102014104819A1 DE 102014104819 A1 DE102014104819 A1 DE 102014104819A1 DE 102014104819 A DE102014104819 A DE 102014104819A DE 102014104819 A1 DE102014104819 A1 DE 102014104819A1
- Authority
- DE
- Germany
- Prior art keywords
- clip
- carrier
- boundary edge
- solder
- semiconductor element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10152—Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/10175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/171—Frame
- H01L2924/1715—Shape
- H01L2924/17151—Frame comprising an aperture, e.g. for pressure control, encapsulation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09036—Recesses or grooves in insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
Abstract
Die Erfindung betrifft einen Träger und/oder Clip für wenigstens ein Halbleiterelement mit wenigstens einer Funktionsfläche (10) zur Verbindung mit dem Halbleiterelement. Die Erfindung zeichnet sich ferner durch wenigstens eine Lötstoppvertiefung (12) mit wenigstens einer Flankenwand (13) aus, insbesondere geraden Flankenwand (13), und einer Begrenzungskante (14), die an die Flankenwand (13) anschließt und die Funktionsfläche (10) zumindest auf einer Seite begrenzt, wobei – die Begrenzungskante (14) einen Vorsprung (15) bildet, der über die Funktionsfläche (10) zum Zurückhalten von Lot vorsteht, und/oder die Flankenwand (13) einen Hinterschnitt (16) zum Zurückhalten von Lot an der Begrenzungskante (14) bildet.The invention relates to a carrier and / or clip for at least one semiconductor element having at least one functional surface (10) for connection to the semiconductor element. The invention is further characterized by at least one Lötstoppvertiefung (12) with at least one flank wall (13), in particular straight flank wall (13), and a boundary edge (14), which adjoins the flank wall (13) and the functional surface (10) at least limited on one side, wherein - the boundary edge (14) forms a projection (15) which projects beyond the functional surface (10) for retaining solder, and / or the flank wall (13) has an undercut (16) for retaining solder forms the boundary edge (14).
Description
Die Erfindung bezieht sich auf einen Träger und/oder einen Clip für wenigstens ein Halbleiterelement mit wenigstens einer Funktionsfläche zur Verbindung mit dem Halbleiterelement. Ein Träger der eingangs genannten Art ist beispielsweise aus
Der Träger, auch Leadframe genannt, ist ein lötbarer metallischer Systemträger in Form eines Rahmens zur Herstellung von Halbleiterbauelementen oder anderen elektronischen Komponenten. Der Träger weist eine oder mehrere Funktionsflächen auf, die zur Kontaktierung und Verbindung mit dem Halbleiterelement vorgesehen sind. Das Halbleiterelement wird mit dem Träger auf der Funktionsfläche durch Löten verbunden. Die Verbindung des Halbleiterelements mit den Anschlüssen des Trägers erfolgt entweder durch Bonddrähte oder durch einen oder mehrere Clips. Die Clip-Technologie eignet sich besonders für den Einsatz in der Leistungselektronik im Zusammenhang mit MOSFETs. The carrier, also called leadframe, is a solderable metallic system carrier in the form of a frame for the production of semiconductor components or other electronic components. The carrier has one or more functional surfaces, which are provided for contacting and connection to the semiconductor element. The semiconductor element is connected to the carrier on the functional surface by soldering. The connection of the semiconductor element with the terminals of the carrier takes place either by bonding wires or by one or more clips. The clip technology is particularly suitable for use in power electronics in connection with MOSFETs.
Zur Verbindung des Halbleiterelements mit dem Träger bzw. Leadframe schlägt die eingangs genannte
Die so hergestellten Leadframes bieten keine ausreichende Sicherheit dagegen, dass das Lot unkontrolliert verläuft, insbesondere wenn die Oberfläche lediglich mit einem Laser oxidiert wird. Die zweite Möglichkeit der selektiven Freilegung nichtbenetzbarer Schichten ist aufwändig. The lead frames thus produced do not provide sufficient security against the solder running uncontrolled, especially if the surface is only oxidized with a laser. The second option of selectively exposing non-wettable layers is expensive.
Der Erfindung liegt die Aufgabe zu Grunde, einen Träger oder einen Clip für wenigstens ein Halbleiterelement anzugeben, der jeweils einfach herzustellen ist und eine gute Rückhaltefunktion für das Lot im Bereich der Funktionsfläche bietet. Der Erfindung liegt ferner die Aufgabe zu Grunde, ein Halbleiterbauelement sowie ein Verfahren zur Herstellung eines Trägers bzw. Clips anzugeben. The invention is based on the object of specifying a carrier or a clip for at least one semiconductor element which is easy to manufacture in each case and offers a good retention function for the solder in the area of the functional surface. The invention is further based on the object to provide a semiconductor device and a method for producing a carrier or clip.
Erfindungsgemäß wird die Aufgabe mit Blick auf den Träger und/oder Clip durch den Gegenstand des Anspruchs 1, mit Blick auf das Halbleiterbauelement durch den Gegenstand des Anspruchs 12 und mit Blick auf das Verfahren durch den Gegenstand des Anspruchs 13 gelöst. According to the invention the object is achieved with regard to the carrier and / or clip by the subject of
Die Erfindung beruht auf dem Gedanken, einen Träger und/oder einen Clip für wenigstens ein Halbleiterelement mit wenigstens einer Funktionsfläche zur Verbindung mit dem Halbleiterelement anzugeben. Im Rahmen der Erfindung wird also ein Träger mit wenigstens einer Funktionsfläche zur Verbindung mit dem Halbleiterelement sowie gesondert hiervon ein Clip mit wenigstens einer Funktionsfläche zur Verbindung mit dem Halbleiterelement offenbart und beansprucht. Außerdem wird die Anordnung umfassend einen Träger und einen Clip offenbart und beansprucht, wobei jeweils der Träger und der Clip eine Funktionsfläche zur Verbindung mit dem Halbleiterelement aufweisen. The invention is based on the idea of specifying a carrier and / or a clip for at least one semiconductor element having at least one functional surface for connection to the semiconductor element. In the context of the invention, therefore, a carrier with at least one functional surface for connection to the semiconductor element and separately thereof a clip with at least one functional surface for connection to the semiconductor element is disclosed and claimed. In addition, the arrangement comprising a carrier and a clip is disclosed and claimed, wherein in each case the carrier and the clip have a functional surface for connection to the semiconductor element.
Der Träger bzw. der Clip weisen jeweils wenigstens eine Lötstoppvertiefung mit wenigstens einer Flankenwand, insbesondere einer geraden Flankenwand auf. An die Flankenwand schließt sich eine Begrenzungskante an, die die Funktionsfläche zumindest auf einer Seite begrenzt. The carrier or the clip each have at least one Lötstoppvertiefung with at least one flank wall, in particular a straight edge wall. The edge wall is adjoined by a boundary edge which limits the functional area at least on one side.
Für die Rückhaltefunktion werden folgende zwei Merkmale des Trägers bzw. des Clips offenbart, die jeweils für sich genommen die angestrebte Wirkung erreichen, das Lot an definierten Stellen zurückzuhalten. Es ist auch möglich, beide Merkmale miteinander zu kombinieren. For the retention function, the following two features of the carrier or the clip are disclosed, each of which, taken separately, achieve the desired effect of retaining the solder at defined locations. It is also possible to combine both features.
Die Begrenzungskante bildet einen Vorsprung, der über die Funktionsfläche zum Zurückhalten von Lot vorsteht. Der Vorsprung bildet eine mechanische Barriere, die ein unkontrolliertes Verlaufen des Lotes verhindert. Der Vorsprung hat den Vorteil der einfachen Herstellung, beispielsweise durch ein Umformverfahren wie Prägen oder Stanzen oder Fräsen. Außerdem ist die Rückhaltewirkung des Vorsprungs unabhängig von der Lot-Zusammensetzung und damit unabhängig von der Oberflächenspannung des Lotes. The boundary edge forms a projection that projects beyond the function surface for retaining solder. The projection forms a mechanical barrier that prevents uncontrolled bleeding of the solder. The projection has the advantage of simple production, for example by a forming process such as embossing or stamping or milling. In addition, the retention effect of the projection is independent of the solder composition and thus independent of the surface tension of the solder.
Alternativ oder zusätzlich zu dem Vorsprung bildet die Flankenwand einen Hinterschnitt zum Zurückhalten von Lot an der Begrenzungskante. Es hat sich gezeigt, dass die Ausbildung des Hinterschnitts wirksam verhindert, dass Lot in die Lötstoppvertiefung fließt. Die zusätzliche Ausbildung eines Vorsprungs an der Begrenzungskante des Hinterschnitts erhöht die Sicherheit gegen unkontrolliertes Verfließen von Lot weiter. Alternatively or in addition to the projection, the flank wall forms an undercut for retaining solder at the boundary edge. It has been found that the formation of the undercut effectively prevents solder from flowing into the solder stop well. The additional formation of a projection on the boundary edge of the undercut further increases the security against uncontrolled flow of solder on.
Die vorstehend erläuterte Ausgestaltung der Lötstoppvertiefung im Bereich der Begrenzungskante wird sowohl im Zusammenhang mit dem Träger bzw. dem Leadframe und dem Clip offenbart und beansprucht. The above-described embodiment of the solder stop recess in the region of Boundary edge is disclosed and claimed both in connection with the carrier or the leadframe and the clip.
Bei einer bevorzugten Ausführungsform beträgt die Tiefe der Lötstoppvertiefung von 10% bis 80%, insbesondere von 30% bis 50% der Dicke des Trägers bzw. der Dicke des Clips. Konkret kann die Tiefe der Lötstoppvertiefung von 0,03 mm bis 3 mm, insbesondere von 0,1 mm bis 0,5 mm betragen. Je dicker das Trägermaterial bzw. das Clipmaterial ist, umso geringer ist die prozentuale Lötstoppvertiefung. Je tiefer die Lötstoppvertiefung ausgebildet ist, umso wirksamer kann diese als Reservoir für Lot dienen, das trotz der Ausbildung der Begrenzungskante mit dem Vorsprung bzw. der Ausbildung der Flankenwand als Hinterschnitt die Lötstopp-Barriere überwindet. Damit wird eine zweite Sicherheit gegen ungewolltes Ausbreiten des flüssigen Lots geschaffen. In a preferred embodiment, the depth of the solder stop recess is from 10% to 80%, in particular from 30% to 50% of the thickness of the clip or the thickness of the clip. Concretely, the depth of the solder stop recess may be from 0.03 mm to 3 mm, in particular from 0.1 mm to 0.5 mm. The thicker the carrier material or the clip material, the lower the percentage solder stop recess. The deeper the Lötstoppvertiefung is formed, the more effective this can serve as a reservoir for solder, which overcomes the solder-stop barrier despite the formation of the boundary edge with the projection or the formation of the edge wall as an undercut. This creates a second security against unwanted spreading of the liquid solder.
Die Breite der Lötstoppvertiefung kann von 0,05 mm bis 2 mm, insbesondere von 0,3 mm bis 1,2 mm betragen. Auch hier gilt, dass mit zunehmender Breite ein größeres Volumen zur Verfügung gestellt wird, das als zweite Sicherheitsbarriere dient. The width of the solder stop recess may be from 0.05 mm to 2 mm, in particular from 0.3 mm to 1.2 mm. Here, too, a larger volume is made available as the width increases, which serves as the second safety barrier.
Die Höhe des Vorsprungs kann von 5% bis 80% der Dicke des Trägers bzw. der Dicke des Clips, insbesondere von 10% bis 30% der Dicke des Trägers bzw. der Dicke des Clips betragen. Je höher der Vorsprung ausgebildet ist, umso wirksamer ist die Sicherheit, dass das Lot an den dafür vorgesehenen Stellen im Bereich der Funktionsfläche zurückgehalten wird. The height of the projection may be from 5% to 80% of the thickness of the carrier or the thickness of the clip, in particular from 10% to 30% of the thickness of the carrier or the thickness of the clip. The higher the projection is formed, the more effective is the certainty that the solder will be retained at the designated locations in the area of the functional surface.
Die Lötstoppvertiefung kann einen trapezförmigen Querschnitt aufweisen, wobei die längere Grundseite des trapezförmigen Querschnitts die Öffnung bildet. Das bedeutet, dass die Lötstoppvertiefung sich in das Material hinein verjüngt. Alternativ kann die Lötstoppvertiefung einen keilförmigen Querschnitt aufweisen. Der keilförmige Querschnitt ist ebenfalls zur Oberseite des Trägers bzw. des Clips geöffnet. Die vorstehend genannten Querschnitte der Lötstoppvertiefung können durch ein Prägeverfahren einfach hergestellt werden. Durch das Prägeverfahren im Zusammenhang mit den genannten Querschnitten bildet sich an der Begrenzungskante ein Vorsprung in Form einer Wulst durch das beim Prägen verdrängte Material. Je nach Prägetiefe und Breite der Prägung sowie in Abhängigkeit vom Querschnitt kann die Höhe und Form der Wulst bestimmt werden. The Lötstoppveriefung may have a trapezoidal cross section, wherein the longer base side of the trapezoidal cross section forms the opening. This means that the solder stop recess tapers into the material. Alternatively, the Lötstoppvertiefung have a wedge-shaped cross-section. The wedge-shaped cross-section is also open to the top of the carrier or the clip. The above-mentioned cross sections of the solder stop recess can be easily manufactured by an embossing method. By the embossing method in connection with the mentioned cross sections, a projection in the form of a bead forms at the boundary edge through the material displaced during embossing. Depending on the embossing depth and width of the embossing and depending on the cross section, the height and shape of the bead can be determined.
Andere Querschnittsformen, die zu einer Wulstbildung führen, sind möglich. Bei einer weiteren bevorzugten Ausführungsform sind mehrere Lötstoppvertiefungen, insbesondere 2 bis 10 Lötstoppvertiefungen parallel nebeneinander auf derselben Seite der Funktionsfläche angeordnet, wobei die Begrenzungskante an der ersten Lötstoppvertiefung ausgebildet ist und unmittelbar an die Funktionsfläche angrenzt. Die Mehrfach-Anordnung der Lötstoppvertiefungen erhöht die Sicherheit gegen ungewolltes Verfließen des Lotes, weil die der ersten Begrenzungskante nachgeordneten Lötstoppvertiefungen weitere Begrenzungskanten bilden, die jeweils von dem Lot überwunden werden müssten, damit das Lot über den Bereich der Funktionsfläche hinaus fließen kann. Other cross-sectional shapes that lead to beading are possible. In a further preferred embodiment, a plurality of solder-stop recesses, in particular 2 to 10 solder-stop recesses, are arranged parallel to one another on the same side of the functional surface, wherein the boundary edge is formed on the first solder-stop recess and directly adjoins the functional surface. The multiple arrangement of Lötstoppveriefungen increases security against unwanted flow of solder, because the first boundary edge downstream Lötstoppveriefungen form further boundary edges, which would have to be overcome in each case by the solder, so that the solder can flow beyond the area of the functional area.
Wenn die Funktionsfläche am Rand des Trägers angeordnet ist, kann eine einzige Lötstoppvertiefung auf der dem Rand gegenüberliegenden Seite der Funktionsfläche ausreichen. Es können auch mehrere Lötstoppvertiefungen auf verschiedenen, insbesondere gegenüberliegenden Seiten der Funktionsfläche angeordnet sein, so dass die Rückhaltefunktion in verschiedenen Richtungen des Trägers bzw. des Clips wirkt. If the functional surface is arranged on the edge of the carrier, a single solder stop recess on the opposite side of the functional surface can be sufficient. It is also possible for a plurality of solder stop depressions to be arranged on different, in particular opposite, sides of the functional surface, so that the retaining function acts in different directions of the carrier or of the clip.
Bei einer besonders bevorzugten Ausführungsform beträgt ein spitzer Winkel zwischen einer Bezugsebene senkrecht zum Träger bzw. zum Clip und der Flankenwand des Hinterschnitts von 5° bis 45°, insbesondere von 10° bis 30°. Es hat sich gezeigt, dass in diesen Winkelbereichen eine Verbesserung der Rückhaltefunktion der Lötstoppvertiefung erreicht wird. In a particularly preferred embodiment, an acute angle between a reference plane perpendicular to the carrier or to the clip and the flank wall of the undercut of 5 ° to 45 °, in particular from 10 ° to 30 °. It has been found that an improvement in the retention function of the solder stop recess is achieved in these angular ranges.
Die Begrenzungskante der Flankenwand des Hinterschnitts kann eine wulstfreie, scharfe Kante bilden. Die scharfe Kante verbessert die Wirkung der Oberflächenspannung und damit die Rückhaltefunktion der Lötstoppvertiefung. The boundary edge of the flank wall of the undercut can form a bead-free, sharp edge. The sharp edge improves the effect of surface tension and thus the retention function of the solder stop recess.
Alternativ kann die Begrenzungskante der Flankenwand des Hinterschnitts einen Vorsprung bilden. In diesem Fall wird das Lot mechanisch durch den Vorsprung zurückgehalten. Alternatively, the boundary edge of the flank wall of the undercut may form a projection. In this case, the solder is mechanically retained by the projection.
Bei einer besonders bevorzugten Ausführung ist die Lötstoppvertiefung geprägt oder gestanzt. Damit kann auf einfache Weise und entsprechend kostengünstig die Lötstoppvertiefung mit der an der Begrenzungskante ausgebildeten Wulst als eine Möglichkeit des Vorsprunges hergestellt werden Des Weiteren kann die Lötstoppvertiefung lasergeschnitten oder gefräst sein. In a particularly preferred embodiment, the Lötstoppveriefung is embossed or stamped. Thus, in a simple manner and correspondingly inexpensive, the solder-stop recess with the bead formed on the boundary edge can be produced as a possibility of the projection. Furthermore, the solder-stop recess can be laser-cut or milled.
Ferner wird ein Halbleiterbauelement mit einem Träger und/oder Clip nach Anspruch 1 sowie mit wenigstens einem Halbleiterelement offenbart und beansprucht, das auf der Funktionsfläche des Trägers bzw. des Clips angeordnet und mit dem Träger und/oder Clip verbunden ist. Eine Kante des Halbleiterelements liegt an der Begrenzungskante der Lötstoppvertiefung an. Alternativ kann die Kante des Halbleiterelements von der Lötstoppvertiefung beabstandet angeordnet sein. Dies bedeutet, dass die Kante des Halbleiterelements nicht über die Begrenzungskante der Lötstoppvertiefung hinausragt. Das Halbleiterelement überlappt nicht die Lötstoppvertiefung. Dadurch wird sicher erreicht, dass kein Lot entlang der Unterseite des Halbleiterelements über die Begrenzungskante gelangt und ungewollt in die Lötstoppvertiefung fließen kann. Furthermore, a semiconductor device with a carrier and / or clip according to
Bei dem Verfahren zur Herstellung eines Trägers und/oder Clips für wenigstens ein Halbleiterelement ist vorgesehen, dass der Träger und/oder Clip strukturiert, insbesondere durch Stanzen strukturiert wird, wobei eine Funktionsfläche zur Verbindung mit dem Halbleiterelement gebildet wird. In the method for producing a carrier and / or clip for at least one semiconductor element, it is provided that the carrier and / or clip is structured, in particular structured by punching, wherein a functional surface is formed for connection to the semiconductor element.
Dabei wird wenigstens eine Lötstoppvertiefung mit einer Begrenzungskante zumindest auf einer Seite der Funktionsfläche mit einem Stempel in den Träger bzw. in den Clip geprägt oder gestanzt. Der Stempel bildet beim Prägen oder beim Stanzen einen Vorsprung an der Begrenzungskante aus dem Material des Trägers bzw. dem Material des Clips. Der Vorsprung in der Form eines Wulstes wird durch Verdrängen des Materials im Bereich der Begrenzungskante beim Umformen gebildet. In this case, at least one Lötstoppvertiefung is embossed or punched with a boundary edge at least on one side of the functional surface with a stamp in the carrier or in the clip. The punch forms a projection on the boundary edge of the material of the carrier or the material of the clip when embossing or punching. The projection in the form of a bead is formed by displacing the material in the region of the boundary edge during forming.
Dabei kommt es im Rahmen der Erfindung darauf an, dass der Vorsprung bzw. die Wulst an der Begrenzungskante erhalten und im Herstellungsprozess nicht entfernt, beispielsweise weggeätzt oder abgeschliffen wird. It is important in the context of the invention that the projection or the bead obtained at the boundary edge and not removed in the manufacturing process, for example, etched away or abraded.
Alternativ oder zusätzlich wird wenigstens eine Lötstoppvertiefung mit einer Flankenwand zumindest auf einer Seite der Funktionsfläche mit einem Laserstrahl geschnitten oder mit einem Stempel in den Träger bzw. den Clip geprägt oder gestanzt. Der Schneidwinkel des Laserstrahls oder der Eintauchwinkel des Stempels wird derart eingestellt, dass die Flankenwand einen Hinterschnitt bildet. Sowohl durch den Laserstrahl als auch durch den Stempel kann bei geeigneter Verfahrensführung ein scharfkantiger Hinterschnitt erzeugt werden, der die Rückhaltefunktion durch die Oberflächenspannung des Lotes verbessert. Der scharfkantige Hinterschnitt durch Prägen wird dadurch erzeugt, dass im Bereich der Begrenzungskante ein Niederhalter auf dem Träger bzw. Clip aufliegt, der die Wulstbildung verhindert, so dass der Übergang von der geneigten Flanke der Lötstoppvertiefung auf die Oberseite des Trägers bzw. des Clips scharfkantig erfolgt. Es ist auch möglich, falls gewünscht, den Hinterschnitt mit verrundetem Übergang zu erzeugen. Alternatively or additionally, at least one Lötstoppvertiefung with a flank wall cut at least on one side of the functional surface with a laser beam or stamped or punched with a stamp in the carrier or the clip. The cutting angle of the laser beam or the plunge angle of the punch is adjusted so that the flank wall forms an undercut. Both by the laser beam and by the punch, a sharp-edged undercut can be generated with suitable process control, which improves the retention function by the surface tension of the solder. The sharp-edged undercut by embossing is produced by the fact that in the region of the boundary edge a hold-down rests on the carrier or clip, which prevents the formation of beads, so that the transition from the inclined flank of the solder stop recess on the top of the carrier or the clip is sharp-edged , It is also possible, if desired, to create the undercut with rounded transition.
Alternativ oder zusätzlich kann die Lötstoppvertiefung in den Träger und/oder Clip gefräst werden. Alternatively or additionally, the solder stop recess can be milled into the carrier and / or clip.
Vorzugsweise wird nach dem Prägen oder Stanzen oder Fräsen der Lötstoppvertiefung mit dem Stempel zur Ausbildung des Vorsprungs an der Begrenzungskante eine Umformvertiefung neben der Begrenzungskante in den Träger bzw. in den Clip geprägt oder gestanzt. Die Umformvertiefung verschiebt die Begrenzungskante und eine sich von der Begrenzungskante erstreckende Flankenwand der Lötstoppvertiefung zur Ausbildung des Hinterschnitts. Alternativ kann eine senkrechte Lötstoppvertiefung (d.h. ohne Hinterschnitt) mit einem Laser in den Träger und/oder Clip geschnitten werden, bevor die Umformvertiefung eingebracht wird. Preferably, after embossing or stamping or milling the solder stop recess with the stamp to form the projection on the boundary edge, a forming recess is embossed or punched next to the boundary edge in the carrier or in the clip. The forming recess displaces the boundary edge and a flank wall of the solder stop recess extending from the boundary edge to form the undercut. Alternatively, a vertical solder stop pit (i.e., without undercut) may be laser cut into the carrier and / or clip before the forming pit is inserted.
Das Verfahren zur Ausbildung der Lötstoppvertiefung eignet sich besonders gut in Verbindung mit einem Stanzverfahren zur Herstellung des Trägers bzw. des Clips, beispielsweise gemäß
Zusätzlich oder alternativ zum Laminieren kann die Oberfläche des Trägers bzw. des Clips zur Herstellung der Lötstoppvertiefung geprägt oder gestanzt oder gefräst werden. In addition to or as an alternative to lamination, the surface of the carrier or of the clip can be embossed or punched or milled to produce the solder stop recess.
Damit erfolgen sowohl das Stanzen des Trägers an sich als auch die Modifikation der Oberfläche des Trägers mit ein und demselben Werkzeug, das beide Schritte, d.h. das Stanzen des Trägers und das Prägen der Oberfläche des Trägers, ausführen kann. Dasselbe gilt für den Clip. Thus, both the stamping of the carrier per se and the modification of the surface of the carrier take place with one and the same tool, both steps, i. punching the carrier and embossing the surface of the carrier. The same applies to the clip.
Nachfolgend wird die Erfindung anhand von Ausführungsbeispielen mit weiteren Einzelheiten unter Bezug auf die beigefügten schematischen Zeichnungen näher erläutert. The invention will be explained in more detail by means of embodiments with further details with reference to the accompanying schematic drawings.
In diesen zeigen: In these show:
In den
Dazu weist die Lötstoppvertiefung
Ziel der Vertiefung ist es in erster Linie, bei der Herstellung der Vertiefung die Begrenzungskante
Eine Variante der Lötstoppvertiefung
Die Rückhaltefunktion der Begrenzungskante
Alle Merkmale gemäß
Der Clip dient wie die Bonding-Drähte dazu, das Halbleiterelement in geeigneter Weise elektrisch anzuschließen. Die Verbindung zwischen dem Halbleiterelement und dem Clip erfolgt wie bei dem Träger durch Löten. Der Lötstopp, der im Zusammenhang mit dem Träger offenbart und beschrieben ist, wird deshalb auch im Zusammenhang mit dem Clip offenbart und beschrieben. The clip serves as the bonding wires to electrically connect the semiconductor element in a suitable manner. The connection between the semiconductor element and the clip takes place as in the carrier by soldering. The solder stop disclosed and described in connection with the carrier is therefore also disclosed and described in connection with the clip.
Eine Variante der Lötstoppvertiefung gemäß
Eine weitere Möglichkeit der Lötstoppvertiefung
Alternativ kann, wie durch die Verfahrensschritte gemäß
Eine alternative Möglichkeit der Herstellung der Hinterschneidung ist in
Das vorstehend erläuterte Verfahren hat den Vorteil, dass dieses einfach und schnell mit einem Stanzverfahren zur Herstellung des Trägers kombiniert werden kann. Dazu können die für das Stanzen vorgesehenen Werkzeuge so umgerüstet werden, dass diese in einem 2-Schritt-Verfahren zunächst den Träger ausstanzen und dann im nächsten Schritt die gewünschte Prägestruktur in die Oberfläche einbringen, um den Lötstopp bzw. die Lötstoppvertiefung auszubilden. The above-described method has the advantage that it can be easily and quickly combined with a stamping process for producing the carrier. For this purpose, the tools provided for punching can be converted such that they first punch out the carrier in a two-step process and then introduce the desired embossed structure into the surface in the next step in order to form the solder stop or the solder stop recess.
BezugszeichenlisteLIST OF REFERENCE NUMBERS
- 10 10
- Funktionsfläche functional surface
- 12 12
- Lötstoppvertiefung Lötstoppvertiefung
- 13 13
- Flankenwand edge wall
- 14 14
- Begrenzungskante boundary edge
- 15 15
- Vorsprung/Wulst Projection / bead
- 16 16
- Hinterschnitt undercut
- 17 17
- Umformvertiefung Umformvertiefung
- 18 18
- Stempel stamp
- 19 19
- Niederhalter Stripper plate
ZITATE ENTHALTEN IN DER BESCHREIBUNG QUOTES INCLUDE IN THE DESCRIPTION
Diese Liste der vom Anmelder aufgeführten Dokumente wurde automatisiert erzeugt und ist ausschließlich zur besseren Information des Lesers aufgenommen. Die Liste ist nicht Bestandteil der deutschen Patent- bzw. Gebrauchsmusteranmeldung. Das DPMA übernimmt keinerlei Haftung für etwaige Fehler oder Auslassungen.This list of the documents listed by the applicant has been generated automatically and is included solely for the better information of the reader. The list is not part of the German patent or utility model application. The DPMA assumes no liability for any errors or omissions.
Zitierte PatentliteraturCited patent literature
- US 6577012 B1 [0001, 0003] US 6577012 B1 [0001, 0003]
- DE 102011010984 B4 [0030] DE 102011010984 B4 [0030]
Claims (14)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014104819.9A DE102014104819A1 (en) | 2014-03-26 | 2014-04-04 | Carrier and / or clip for semiconductor elements, semiconductor device and method of manufacture |
EP15713178.0A EP3123502A1 (en) | 2014-03-26 | 2015-03-26 | Support and/or clip for semiconductor elements, semiconductor component, and production method |
JP2016558343A JP2017510991A (en) | 2014-03-26 | 2015-03-26 | Support and / or clip for semiconductor element, semiconductor component, and manufacturing method |
US15/129,202 US20170110390A1 (en) | 2014-03-26 | 2015-03-26 | Support and/or clip for semiconductor elements, semiconductor component, and production method |
CN201580014522.XA CN106104784A (en) | 2014-03-26 | 2015-03-26 | For semiconductor element, the support member of semiconductor device and/or fixture and manufacture method |
KR1020167029450A KR20160136405A (en) | 2014-03-26 | 2015-03-26 | Support and/or clip for semiconductor elements, semiconductor component, and production method |
PCT/EP2015/056599 WO2015144835A1 (en) | 2014-03-26 | 2015-03-26 | Support and/or clip for semiconductor elements, semiconductor component, and production method |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014104267.0 | 2014-03-26 | ||
DE102014104267 | 2014-03-26 | ||
DE102014104819.9A DE102014104819A1 (en) | 2014-03-26 | 2014-04-04 | Carrier and / or clip for semiconductor elements, semiconductor device and method of manufacture |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102014104819A1 true DE102014104819A1 (en) | 2015-10-01 |
Family
ID=54066591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102014104819.9A Ceased DE102014104819A1 (en) | 2014-03-26 | 2014-04-04 | Carrier and / or clip for semiconductor elements, semiconductor device and method of manufacture |
Country Status (7)
Country | Link |
---|---|
US (1) | US20170110390A1 (en) |
EP (1) | EP3123502A1 (en) |
JP (1) | JP2017510991A (en) |
KR (1) | KR20160136405A (en) |
CN (1) | CN106104784A (en) |
DE (1) | DE102014104819A1 (en) |
WO (1) | WO2015144835A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018111350A1 (en) * | 2016-12-14 | 2018-06-21 | Raytheon Company | Techniques for providing stop-offs for brazing materials or other materials on structures being joined |
NL2022613A (en) * | 2018-03-02 | 2019-09-06 | Shindengen Electric Mfg | RESIN-SEALED TYPE OF SEMICONDUCTOR DEVICE |
NL2022617A (en) * | 2018-03-01 | 2019-09-06 | Shindengen Electric Mfg | Semiconductor device |
CN116342849A (en) * | 2023-05-26 | 2023-06-27 | 南京铖联激光科技有限公司 | Method for generating dental model undercut region on three-dimensional grid |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019110096A1 (en) * | 2017-12-06 | 2019-06-13 | Osram Opto Semiconductors Gmbh | Lead frame, method for manufacturing a lead frame and semiconductor device with a lead frame |
CN109362179A (en) * | 2018-10-17 | 2019-02-19 | 欣强电子(清远)有限公司 | A kind of novel die method |
CN109663998A (en) * | 2018-11-29 | 2019-04-23 | 贵州振华风光半导体有限公司 | A kind of power semiconductor chip soldering flash control method |
CN112038240A (en) * | 2020-09-08 | 2020-12-04 | 西安微电子技术研究所 | Nickel-plated copper-clad substrate and solder resisting method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5218231A (en) * | 1989-08-30 | 1993-06-08 | Kabushiki Kaisha Toshiba | Mold-type semiconductor device |
US6288451B1 (en) * | 1998-06-24 | 2001-09-11 | Vanguard International Semiconductor Corporation | Flip-chip package utilizing a printed circuit board having a roughened surface for increasing bond strength |
DE10034006A1 (en) * | 2000-07-07 | 2002-01-24 | Infineon Technologies Ag | Carrier matrix with bond channel for integrated semiconductors and process for their production |
US6577012B1 (en) | 2001-08-13 | 2003-06-10 | Amkor Technology, Inc. | Laser defined pads for flip chip on leadframe package |
US7253508B2 (en) * | 2003-12-19 | 2007-08-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with a flip chip on a solder-resist leadframe |
DE102011010984B4 (en) | 2011-02-10 | 2012-12-27 | Heraeus Materials Technology Gmbh & Co. Kg | Method for partially laminating flexible substrates |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0758719B2 (en) * | 1989-03-17 | 1995-06-21 | サンケン電気株式会社 | Electronic element fixing method |
JP2804146B2 (en) * | 1990-03-16 | 1998-09-24 | 株式会社東芝 | Lead frame and semiconductor device |
JP2857648B2 (en) * | 1991-02-28 | 1999-02-17 | サンケン電気株式会社 | Electronic component manufacturing method |
JPH06295962A (en) * | 1992-10-20 | 1994-10-21 | Ibiden Co Ltd | Electronic part mounting substrate and manufacture thereof as well as electronic part mounting device |
JPH10294554A (en) * | 1997-04-16 | 1998-11-04 | Japan Aviation Electron Ind Ltd | Surface-mount wiring board |
EP1366521A2 (en) * | 2000-08-18 | 2003-12-03 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device and a support plate, and a semiconductor device obtained by means of said method |
JP3895570B2 (en) * | 2000-12-28 | 2007-03-22 | 株式会社ルネサステクノロジ | Semiconductor device |
JP5183583B2 (en) * | 2000-12-28 | 2013-04-17 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US6750546B1 (en) * | 2001-11-05 | 2004-06-15 | Skyworks Solutions, Inc. | Flip-chip leadframe package |
DE10241589B4 (en) * | 2002-09-05 | 2007-11-22 | Qimonda Ag | Method for solder stop structuring of elevations on wafers |
US7126164B2 (en) * | 2003-09-26 | 2006-10-24 | Flipchip International Llc | Wafer-level moat structures |
JP4345590B2 (en) * | 2004-06-30 | 2009-10-14 | 三菱マテリアル株式会社 | Structure, power module substrate, power module using the substrate, and manufacturing method thereof |
JP4619223B2 (en) * | 2004-12-16 | 2011-01-26 | 新光電気工業株式会社 | Semiconductor package and manufacturing method thereof |
JP4609172B2 (en) * | 2005-04-21 | 2011-01-12 | 株式会社デンソー | Resin-sealed semiconductor device |
US7378300B2 (en) * | 2005-09-22 | 2008-05-27 | Stats Chippac Ltd. | Integrated circuit package system |
JP5267987B2 (en) * | 2006-11-06 | 2013-08-21 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
JP5073351B2 (en) * | 2007-04-12 | 2012-11-14 | 日本電波工業株式会社 | Electronic devices for surface mounting |
US8269324B2 (en) * | 2008-07-11 | 2012-09-18 | Stats Chippac Ltd. | Integrated circuit package system with chip on lead |
DE102009008738A1 (en) * | 2009-02-12 | 2010-08-19 | Osram Opto Semiconductors Gmbh | Semiconductor device and method for manufacturing a semiconductor device |
JP2010283252A (en) * | 2009-06-08 | 2010-12-16 | Denso Corp | Semiconductor device and method of manufacturing the same |
JP4941532B2 (en) * | 2009-09-30 | 2012-05-30 | 富士通株式会社 | Electronic component lead manufacturing method and electronic component lead manufacturing apparatus |
JP5264677B2 (en) * | 2009-10-26 | 2013-08-14 | 新電元工業株式会社 | Resin-sealed semiconductor device and manufacturing method thereof |
US8455304B2 (en) * | 2010-07-30 | 2013-06-04 | Atmel Corporation | Routable array metal integrated circuit package fabricated using partial etching process |
TWI419290B (en) * | 2010-10-29 | 2013-12-11 | Advanced Semiconductor Eng | Quad flat non-leaded package and manufacturing method thereof |
DE102011010317B4 (en) * | 2011-02-03 | 2012-08-16 | Benteler Automobiltechnik Gmbh | Component with Lotstoppvertiefung |
JP6078948B2 (en) * | 2012-01-20 | 2017-02-15 | 日亜化学工業株式会社 | Package molded body for light emitting device and light emitting device using the same |
JP2013165125A (en) * | 2012-02-09 | 2013-08-22 | Panasonic Corp | Semiconductor package and manufacturing method semiconductor package |
US8674487B2 (en) * | 2012-03-15 | 2014-03-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with lead extensions and related methods |
-
2014
- 2014-04-04 DE DE102014104819.9A patent/DE102014104819A1/en not_active Ceased
-
2015
- 2015-03-26 US US15/129,202 patent/US20170110390A1/en not_active Abandoned
- 2015-03-26 WO PCT/EP2015/056599 patent/WO2015144835A1/en active Application Filing
- 2015-03-26 CN CN201580014522.XA patent/CN106104784A/en active Pending
- 2015-03-26 KR KR1020167029450A patent/KR20160136405A/en not_active Application Discontinuation
- 2015-03-26 EP EP15713178.0A patent/EP3123502A1/en not_active Withdrawn
- 2015-03-26 JP JP2016558343A patent/JP2017510991A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5218231A (en) * | 1989-08-30 | 1993-06-08 | Kabushiki Kaisha Toshiba | Mold-type semiconductor device |
US6288451B1 (en) * | 1998-06-24 | 2001-09-11 | Vanguard International Semiconductor Corporation | Flip-chip package utilizing a printed circuit board having a roughened surface for increasing bond strength |
DE10034006A1 (en) * | 2000-07-07 | 2002-01-24 | Infineon Technologies Ag | Carrier matrix with bond channel for integrated semiconductors and process for their production |
US6577012B1 (en) | 2001-08-13 | 2003-06-10 | Amkor Technology, Inc. | Laser defined pads for flip chip on leadframe package |
US7253508B2 (en) * | 2003-12-19 | 2007-08-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with a flip chip on a solder-resist leadframe |
DE102011010984B4 (en) | 2011-02-10 | 2012-12-27 | Heraeus Materials Technology Gmbh & Co. Kg | Method for partially laminating flexible substrates |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018111350A1 (en) * | 2016-12-14 | 2018-06-21 | Raytheon Company | Techniques for providing stop-offs for brazing materials or other materials on structures being joined |
US10307851B2 (en) | 2016-12-14 | 2019-06-04 | Raytheon Company | Techniques for providing stop-offs for brazing materials or other materials on structures being joined |
NL2022617A (en) * | 2018-03-01 | 2019-09-06 | Shindengen Electric Mfg | Semiconductor device |
NL2022613A (en) * | 2018-03-02 | 2019-09-06 | Shindengen Electric Mfg | RESIN-SEALED TYPE OF SEMICONDUCTOR DEVICE |
CN116342849A (en) * | 2023-05-26 | 2023-06-27 | 南京铖联激光科技有限公司 | Method for generating dental model undercut region on three-dimensional grid |
CN116342849B (en) * | 2023-05-26 | 2023-09-08 | 南京铖联激光科技有限公司 | Method for generating dental model undercut region on three-dimensional grid |
Also Published As
Publication number | Publication date |
---|---|
JP2017510991A (en) | 2017-04-13 |
EP3123502A1 (en) | 2017-02-01 |
US20170110390A1 (en) | 2017-04-20 |
KR20160136405A (en) | 2016-11-29 |
CN106104784A (en) | 2016-11-09 |
WO2015144835A1 (en) | 2015-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102014104819A1 (en) | Carrier and / or clip for semiconductor elements, semiconductor device and method of manufacture | |
DE60108997T2 (en) | Method for punching parts of a belt for continuously variable transmission | |
AT502005A1 (en) | ELECTRICAL CONNECTING ELEMENT, METHOD FOR THE PRODUCTION THEREOF AND SOLAR CELL AND MODULE WITH CONNECTING ELEMENT | |
DE1918780C2 (en) | Method and device for fine blanking of sheet metal workpieces | |
DE102005000023A1 (en) | Draft assembly and method thereto | |
DE2920028A1 (en) | ELECTRICAL CONTACT FOR A SWITCH AND PROCEDURE FOR MAKING SUCH CONTACT | |
DE112015003872T5 (en) | Sintered soldered component | |
DE102008046776B4 (en) | Composite metal sheet, method for joining metal sheets, and apparatus for joining metal sheets | |
WO2015172946A1 (en) | Bipolar plate and layer structure on the bipolar plate | |
DE102011010317B4 (en) | Component with Lotstoppvertiefung | |
DE102010039655A1 (en) | Electrical connection terminal and method and apparatus for producing an electrical connection terminal | |
WO2001088845A1 (en) | Device for punching plastic materials | |
EP2899312A1 (en) | Dewatering fabric for the production of paper with a two-level watermark and method of manufacturing said fabric | |
WO2015043951A1 (en) | Method for producing bands and strips consisting of two metal materials | |
DE102008040882A1 (en) | Method for hot embossing at least one printed conductor on a substrate, substrate with at least one printed conductor and embossing stamp | |
DE102017206925A1 (en) | Method of producing a diffusion solder joint | |
DE102007048990A1 (en) | Method and device for producing a control barrier | |
DE19647153A1 (en) | Device for producing a flush embossed structure on data carriers | |
DE3641995C1 (en) | Process for the production of printed circuits | |
DE2935182C2 (en) | ||
EP1187517A2 (en) | Metal stencils | |
DE10157240B4 (en) | Heat sink and method for producing the same | |
DE102015207811A1 (en) | Method for producing a vehicle interior trim part and vehicle interior trim part | |
DE10242885B4 (en) | Laminating stamp, laminating press and method for laminating a panel on a core part | |
DE102019125449B4 (en) | Method of manufacturing a printed circuit board and printed circuit board assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R012 | Request for examination validly filed | ||
R016 | Response to examination communication | ||
R082 | Change of representative |
Representative=s name: MEISSNER, BOLTE & PARTNER GBR, DE Representative=s name: MEISSNER BOLTE PATENTANWAELTE RECHTSANWAELTE P, DE |
|
R002 | Refusal decision in examination/registration proceedings | ||
R003 | Refusal decision now final |