DE102004019442A1 - Method for manufacturing low power converters, involves applying layer of electrically insulating material to substrate and component - Google Patents
Method for manufacturing low power converters, involves applying layer of electrically insulating material to substrate and component Download PDFInfo
- Publication number
- DE102004019442A1 DE102004019442A1 DE200410019442 DE102004019442A DE102004019442A1 DE 102004019442 A1 DE102004019442 A1 DE 102004019442A1 DE 200410019442 DE200410019442 DE 200410019442 DE 102004019442 A DE102004019442 A DE 102004019442A DE 102004019442 A1 DE102004019442 A1 DE 102004019442A1
- Authority
- DE
- Germany
- Prior art keywords
- layer
- insulating material
- electrically insulating
- substrate
- component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 239000012777 electrically insulating material Substances 0.000 title claims abstract description 78
- 239000000758 substrate Substances 0.000 title claims abstract description 71
- 238000000034 method Methods 0.000 title claims abstract description 48
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 9
- 239000004020 conductor Substances 0.000 claims abstract description 47
- 239000004065 semiconductor Substances 0.000 claims description 28
- 239000000463 material Substances 0.000 claims description 15
- 238000007598 dipping method Methods 0.000 claims description 8
- 238000005507 spraying Methods 0.000 claims description 5
- 238000007766 curtain coating Methods 0.000 claims description 4
- 238000007590 electrostatic spraying Methods 0.000 claims description 4
- 238000007639 printing Methods 0.000 claims description 4
- 238000007650 screen-printing Methods 0.000 claims description 4
- 238000004528 spin coating Methods 0.000 claims description 4
- 238000010030 laminating Methods 0.000 claims description 3
- 238000000608 laser ablation Methods 0.000 claims description 3
- 238000009713 electroplating Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 142
- 239000010949 copper Substances 0.000 description 17
- 229910052802 copper Inorganic materials 0.000 description 16
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 15
- 239000011810 insulating material Substances 0.000 description 10
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 239000000919 ceramic Substances 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 238000009413 insulation Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000001465 metallisation Methods 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 238000005234 chemical deposition Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910001080 W alloy Inorganic materials 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000009189 diving Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000001652 electrophoretic deposition Methods 0.000 description 1
- 238000004924 electrostatic deposition Methods 0.000 description 1
- 239000007792 gaseous phase Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 150000007529 inorganic bases Chemical class 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 150000007530 organic bases Chemical class 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 239000003973 paint Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005289 physical deposition Methods 0.000 description 1
- 238000000053 physical method Methods 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 230000000930 thermomechanical effect Effects 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/71—Means for bonding not being attached to, or not being formed on, the surface to be connected
- H01L24/72—Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/24011—Deposited, e.g. MCM-D type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/2402—Laminated, e.g. MCM-L type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2405—Shape
- H01L2224/24051—Conformal with the semiconductor or solid-state device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
- H01L2224/82035—Reshaping, e.g. forming vias by heating means
- H01L2224/82039—Reshaping, e.g. forming vias by heating means using a laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
Bei der Entwicklung und Fertigung von Umrichtern kleiner Leistung geht der Trend immer weiter in Richtung Kompaktheit bei geringen Kosten. Diesem Trend sind durch die heutigen Bauteile und geltendem Normen Grenzen gesetzt, die nur mit neueren Technologien durchbrochen werden können.at the development and manufacturing of low power converters the trend continues towards compactness at low cost. This trend is due to today's components and applicable standards Limits set, which are broken only with newer technologies can.
Bei heutigen Lösungen werden für solche Umrichter meist diskrete Bauteile eingesetzt. Diese haben den Nachteil, dass sie meist nicht mit einem Automaten bestückbar sind und ihre Luft- und Kriechstrecken nicht ausreichen, weshalb die Systeme teilweise vergossen werden müssen. Dadurch wird wiederum die Kühlung negativ beeinflusst.at today's solutions be for Such converters usually used discrete components. These have the disadvantage that they are usually not equipped with a machine and their creepage distances are insufficient, which is why the Systems must be partially shed. This will turn the cooling negatively influenced.
Aus WO 03/030247 A2 ist eine planare Verbindungstechnik bekannt.Out WO 03/030247 A2 discloses a planar connection technique.
Aufgabe der Erfindung ist es, eine effiziente Kühlung von Vorrichtungen mit Leistungsbauelementen, insbesondere von Umrichtern, zu ermöglichen.task The invention is to provide efficient cooling of devices with To enable power components, in particular of converters.
Diese Aufgabe wird durch die in den unabhängigen Ansprüchen angegebenen Erfindungen gelöst. Vorteilhafte Ausgestaltungen ergeben sich aus den Unteransprüchen.These The object is achieved by those specified in the independent claims Inventions solved. Advantageous embodiments emerge from the subclaims.
Dementsprechend wird in einem Verfahren zum Herstellen einer Vorrichtung mit einem auf einem Substrat angeordneten Bauelement eine Schicht aus elektrisch isolierendem Material auf dem Substrat und dem Bauelement aufgebracht. Die elektrische Kontaktfläche des Bauelements bleibt beim Aufbringen der Schicht aus elektrisch isolierendem Material frei und/oder wird nach dem Aufbringen der Schicht aus elektrisch isolierendem Material freigelegt, insbesondere durch Öffnen eines Fensters.Accordingly is in a process for producing a device with a arranged on a substrate device a layer of electrical insulating material applied to the substrate and the device. The electrical contact surface of the device remains electrically when applying the layer of insulating material free and / or will after application of the layer made of electrically insulating material exposed, in particular by opening a Window.
Weiterhin wird eine Schicht aus elektrisch leitendem Material auf der Schicht aus elektrisch isolierendem Material und der elektrischen Kontaktfläche des Bauelements aufgebracht. Die Schicht aus elektrisch isolierendem Material ist also eine Trägerschicht für die Schicht aus elektrisch leitendem Material. An der dem Substrat gegenüberliegenden Seite der Vorrichtung, also an der Seite der Schicht aus elektrisch leitendem Material, wird ein Kühlkörper angeordnet.Farther is a layer of electrically conductive material on the layer made of electrically insulating material and the electrical contact surface of the Applied component. The layer of electrically insulating Material is therefore a carrier layer for the Layer of electrically conductive material. At the opposite of the substrate Side of the device, so on the side of the layer of electrical conductive material, a heat sink is placed.
Durch die Kombination mit der mit Schichten arbeitenden planaren Verbindungstechnik ergibt sich hierbei der ganz besondere Effekt, dass der Kühlkörper in unmittelbarer Nähe des Bauelements angeordnet werden kann und dieses damit sehr effizient entwärmt.By the combination with the planar connection technology working with layers this results in the very special effect that the heat sink in in close proximity to of the component can be arranged and this very efficient entwärmt.
Dazu kann der Kühlkörper sogar direkt an der Schicht aus elektrisch leitendem Material angeordnet werden.To the heat sink can even arranged directly on the layer of electrically conductive material become.
Alternativ wird, wenn eine Potentialtrennung erwünscht ist, auf die Schicht aus elektrisch leitendem Material eine weitere Schicht aus elektrisch isolierendem Material aufgebracht und der Kühlkörper an der weiteren Schicht aus elektrisch isolierendem Material angeordnet.alternative When potential separation is desired, it is applied to the layer made of electrically conductive material another layer of electrical applied insulating material and the heat sink to the other layer arranged of electrically insulating material.
Wenn Substrat und Bauelement eine Oberflächenkontur bilden, wird die Schicht aus elektrisch isolierendem Material vorteilhaft auf dem Substrat und dem Bauelement so aufgebracht, dass die sie in ihrer Gesamtheit der aus Substrat und Bauelement gebildeten Oberflächenkontur folgt. Die Schicht aus elektrisch leitendem Material wird oder ist dann auf der Schicht aus elektrisch isolierendem Material so angeordnet bzw. nachträglich bearbeitet, dass ihre an der Schicht aus elektrisch isolierendem Material angeordnete Seite auf der Schicht aus elektrisch isolierendem Material verläuft und dort der aus Substrat und Bauelement gebildeten Oberflächenkontur folgt, während die der Schicht aus elektrisch isolie rendem Material abgewandte Seite der Schicht aus elektrisch leitendem Material plan ist.If Substrate and component form a surface contour, the Layer of electrically insulating material advantageous on the Substrate and the device so applied that they are in their Entity of the surface contour formed from substrate and component follows. The layer of electrically conductive material is or is then arranged on the layer of electrically insulating material so or subsequently machined theirs on the layer of electrically insulating Material arranged side on the layer of electrically insulating Material runs and there the surface contour formed from substrate and component follows while facing away from the layer of electrically insulating material Side of the layer of electrically conductive material is flat.
Dazu kann die Schicht aus elektrisch leitendem Material gleich so aufgebracht werden, dass ihre der Schicht aus elektrisch isolierendem Material abgewandte Seite bereits während des Prozesses des Aufbringens plan wird.To The layer of electrically conductive material can be applied the same way be that their the layer of electrically insulating material away side already during the process of applying becomes plan.
Alternativ wird die Schicht aus elektrisch leitendem Material an ihrer der Schicht aus elektrisch isolierendem Material abgewandten Seite plan gemacht.alternative is the layer of electrically conductive material at their the Layer of electrically insulating material facing away from plan made.
Selbstverständlich liegt es auch im Rahmen der Erfindung bei einem Substrat, auf dem mehrere Bauelemente mit Kontaktflächen angeordnet sind, und/oder bei Bauelementen mit mehreren Kontaktflächen entsprechend vorzugehen.Of course it lies it also in the context of the invention in a substrate on which several components with contact surfaces are arranged, and / or in components having a plurality of contact surfaces accordingly proceed.
Die Dicke der Schicht aus elektrisch isolierendem Material über dem Substrat weicht in ihrem geradlinig verlaufenden Bereich um weniger als 50% von ihrer Dicke über dem Bauelement in ihrem dort geradlinig verlaufenden Bereich ab, insbesondere um weniger als 20%. Vorzugsweise sind die Dicken in etwa gleich, weichen also um weniger als 5% oder sogar weniger als 1% voneinander ab. Die Prozentangaben beziehen sich insbesondere auf die Dicke der Schicht über dem Bauelement in deren geradlinig verlaufenden Bereich, die dementsprechend die 100% angibt. Auf den geradlinig verlaufenden Bereich wird abgestellt, da die Schicht in Innenkanten von Substrat und Bauelement in der Regel dicker, über den dem Substrat abgewandten Kanten des Bauelements in der Regel dünner verläuft.The thickness of the layer of electrically insulating material above the substrate differs in its rectilinear region by less than 50% of its thickness over the device in its rectilinear region, in particular by less than 20%. Preferably, the thicknesses are approximately the same, ie deviate from one another by less than 5% or even less than 1%. In particular, the percentages refer to the thickness of the layer over the device in its rectilinear region, which correspondingly indicates the 100%. On the rectilinear area is turned off, as the layer in inner edges Of substrate and component usually thicker, over which the substrate facing away from the edges of the component is usually thinner.
Zur Kontaktierung des Bauelements mit dem Substrat weist das Substrat vorzugsweise eine elektrische Kontaktfläche auf, die beim Aufbringen der Schicht aus elektrisch leitendem Material frei bleibt oder nach dem Aufbringen der Schicht aus elektrisch isolierendem Material freigelegt wird und auf die die Schicht aus elektrisch leitendem Material ebenfalls aufge bracht wird. So wird die Kontaktfläche des Bauelements über die Schicht aus elektrisch leitendem Material mit der Kontaktfläche des Substrats verbunden.to Contacting of the component with the substrate has the substrate preferably an electrical contact surface, which during application the layer of electrically conductive material remains free or after the application of the layer of electrically insulating material is exposed and on which the layer of electrically conductive Material is also brought up. So the contact surface of the Component over the layer of electrically conductive material with the contact surface of the Substrate connected.
Die Kontaktfläche des Bauelements und die Kontaktfläche des Substrats sind vorzugsweise in etwa gleich groß, um einen durchgängigen Stromfluss zu gewährleisten.The contact area of the device and the contact surface of the substrate are preferably about the same size, to a consistent To ensure flow of electricity.
Die elektrische Kontaktfläche des Bauelements kann beim Aufbringen der Schicht aus elektrisch isolierendem Material freigelassen und/oder später freigelegt werden. Das vollständige oder partielle Freilassen schon beim Aufbringen lässt sich besonders vorteilhaft verwirklichen, wenn die Schicht aus elektrisch isolierendem Material mit Öffnungen aufgebracht wird. Dann lässt sich nämlich von vornherein eine Schicht aus elektrisch isolierendem Material mit einer oder mehreren entsprechenden Öffnungen bzw. Fenstern verwenden, die sich beispielsweise zuvor durch kostengünstiges Ausstanzen oder Ausschneiden schaffen lassen.The electrical contact surface of the device can during the application of the layer of electric isolating material released and / or exposed later. The full or partial release already during application can be realize particularly advantageous if the layer of electrical applied insulating material with openings becomes. Then lets Namely from the outset a layer of electrically insulating material use with one or more corresponding openings or windows, for example, previously by cost punching or cutting let create.
Wird durch das Freilegen der Kontaktfläche ein Fenster mit mehr als 60% der Größe der Seite und/oder Fläche des Bauelementes geöffnet, an der das Fenster geöffnet wird, insbesondere mehr als 80%, so kann das Verfahren für Leistungsbauelemente verwendet werden, deren Kontaktfläche ein entsprechende Größe aufweisen. Um eine saubere Kantenverarbeitung zu gewährleisten, sollte die Größe des Fensters aber andererseits nicht mehr als 99,9% der Größe der Seite und/oder Fläche des Bauelementes betragen, an der das Fenster geöffnet wird, insbesondere nicht mehr als 99% und weiter bevorzugt nicht mehr als 95%. Das Fenster wird insbesondere an der größten und/oder an der vom Substrat abgewandten Seite des Bauelements geöffnet und hat vorzugsweise eine absolute Größe von mehr als 50 mm2, insbesondere mehr als 70 mm2.If, by exposing the contact surface, a window with more than 60% of the size of the side and / or surface of the component is opened, at which the window is opened, in particular more than 80%, the method can be used for power components whose contact surface is a have appropriate size. On the other hand, in order to ensure clean edge processing, the size of the window should not be more than 99.9% of the size of the side and / or face of the device at which the window is opened, in particular not more than 99% and more preferably not more than 95%. The window is opened in particular on the largest and / or on the side facing away from the substrate side of the device and preferably has an absolute size of more than 50 mm 2 , in particular more than 70 mm 2 .
Als Substrate kommen beliebige Schaltungsträger auf organischer oder anorganischer Basis in Frage. Solche Substrate sind beispielsweise PCB (Printed Circuit Board)-, DCB-, IM (Insulated Metal)-, HTCC (High Temperature Cofired Ceramics)- und LTCC (Low Temperature Cofired Ceramics)-Substrate.When Substrates come any circuit carrier on organic or inorganic Base in question. Such substrates are for example PCB (Printed Circuit Board), DCB, IM (Insulated Metal), HTCC (High Temperature Cofired Ceramics) - and LTCC (Low Temperature Cofired Ceramics) substrates.
Die Schicht aus elektrisch isolierendem Material ist insbesondere aus Kunststoff. Je nach Weiterverarbeitung kann sie fotoempfindlich oder nicht fotoempfindlich sein.The Layer of electrically insulating material is made in particular Plastic. Depending on the processing, it can be photosensitive or not be photosensitive.
Sie wird vorzugsweise mit einer oder mehreren der folgenden Vorgehensweisen aufgebracht: Auflaminieren einer Folie, Vorhanggießen, Tauchen, insbesondere einseitiges Tauchen, Sprühen, insbesondere elektrostatisches Sprühen, Drucken, insbesondere Siebdrucken, Overmolden, Dispensen, Spincoaten.she is preferably with one or more of the following procedures applied: lamination of a film, curtain coating, dipping, in particular one-sided diving, spraying, in particular electrostatic spraying, printing, in particular Screen printing, overmolding, dispensing, spincoating.
Zum Aufbringen der Schicht aus elektrisch leitendem Material, also zum flächigen Kontaktieren, wird vorteilhaft ein physikalisches oder chemisches Abscheiden des elektrisch leitenden Materials durchgeführt. Derartige physikalische Verfahren sind Sputtern und Bedampfen (Physical Vapor Deposition, PVD). Das chemische Abscheiden kann aus gasförmiger Phase (Chemical Vapor Deposition, CVD) und/oder flüssiger Phase (Liquid Phase Chemical Vapor Deposition) erfolgen. Denkbar ist auch, dass zunächst durch eines dieser Verfahren eine dünne elektrisch leitende Teilschicht beispielsweise aus Titan/Kupfer aufgetragen wird, auf der dann eine dickere elektrisch leitende Teilschicht beispielsweise aus Kupfer galvanisch abgeschieden wird.To the Applying the layer of electrically conductive material, ie to flat Contact, advantageously, a physical or chemical deposition carried out of the electrically conductive material. Such physical Methods are sputtering and vapor deposition (Physical Vapor Deposition, PVD). The chemical deposition can from gaseous phase (Chemical Vapor Deposition, CVD) and / or liquid Phase (Liquid Phase Chemical Vapor Deposition). Conceivable is also that first by one of these methods a thin electrically conductive sublayer for example, is applied from titanium / copper, then on the one thicker electrically conductive sub-layer, for example made of copper is electrodeposited.
Vorzugsweise wird bei dem erfindungsgemäßen Verfahren ein Substrat mit einer Oberfläche verwendet, die mit einem oder mehreren Halbleiterchips, insbesondere Leistungshalbleiterchips bestückt ist, auf deren jedem je eine oder mehrere zu kontaktierende Kontaktflächen vorhanden ist oder sind, und wobei die Schicht aus elektrisch isolierendem Material auf dieser Oberfläche unter Vakuum aufgebracht wird, so dass die Schicht aus elektrisch isolierendem Material diese Oberfläche einschließlich jedes Halbleiterchips und jeder Kontaktfläche eng anliegend bedeckt und auf dieser Oberfläche einschließlich jedes Halbleiterchips haftet.Preferably is in the inventive method a substrate with a surface used with one or more semiconductor chips, in particular Power semiconductor chips populated is on each of which each one or more to be contacted contact surfaces available is or are, and wherein the layer of electrically insulating Material on this surface is applied under vacuum, so that the layer of electrically insulating Material this surface including each semiconductor chip and each contact surface is tightly covered and covered on this surface including each one Semiconductor chips adheres.
Die Schicht aus elektrisch isolierendem Material ist dabei so gestaltet, dass ein Höhenunterschied von bis zu 1000 μm überwunden werden kann. Der Höhenunterschied ist unter anderem durch die Topologie des Substrats und durch die auf dem Substrat angeordneten Halbleiterchips verursacht.The Layer of electrically insulating material is designed in this way that a height difference overcome by up to 1000 microns can be. The height difference is partly due to the topology of the substrate and by the caused on the substrate arranged semiconductor chips.
Die Dicke der Schicht aus elektrisch isolierendem Material kann 10 μm bis 500 μm betragen. Vorzugsweise wird bei dem erfindungsgemäßen Verfahren eine Schicht aus elektrisch isolierendem Material mit einer Dicke von 25 bis 150 μm aufgebracht.The Thickness of the layer of electrically insulating material may be 10 μm to 500 μm. Preferably is in the inventive method a layer of electrically insulating material having a thickness from 25 to 150 μm applied.
In einer weiteren Ausgestaltung wird das Aufbringen sooft wiederholt, bis eine bestimmte Dicke der Schicht aus elektrisch isolierendem Material erreicht ist. Beispielsweise werden Teilschichten aus elektrisch isolierendem Material geringerer Dicke zu einer Schicht aus elektrisch isolierendem Material höherer Dicke verarbeitet. Diese Teilschichten aus elektrisch isolierendem Material bestehen vorteilhaft aus einer Art Kunststoffmaterial. Denkbar ist dabei auch, dass die Teilschichten aus elektrisch isolierendem Material aus mehreren unterschiedlichen Kunststoffmaterialen bestehen. Es resultiert eine aus Teilschichten aufgebaute Schicht aus elektrisch isolierendem Material.In a further embodiment, the application is repeated until a certain thickness of the layer of electrically insulating material is reached. For example, partial layers are made out electrically insulating material of lesser thickness processed to a layer of electrically insulating material of higher thickness. These sub-layers of electrically insulating material advantageously consist of a kind of plastic material. It is also conceivable that the sub-layers of electrically insulating material consist of several different plastic materials. The result is a built-up layers of layer of electrically insulating material.
In einer besonderen Ausgestaltung wird zum Freilegen der elektrischen Kontaktfläche des Bauelements ein Fenster in der Schicht aus elektrisch isolierendem Material durch Laserablation geöffnet. Eine Wellenlänge eines dazu verwendeten Lasers beträgt zwischen 0,1 μm und 11 μm. Die Leistung des Lasers beträgt zwischen 1 W und 100 W. Vorzugsweise wird ein CO2-Laser mit einer Wellenlänge von 9,24 μm verwendet. Das Öffnen der Fenster erfolgt dabei ohne eine Beschädigung eines even tuell unter der Schicht aus isolierendem Material liegenden Chipkontakts aus Aluminium, Gold oder Kupfer.In a particular embodiment, a window in the layer of electrically insulating material is opened by laser ablation to expose the electrical contact surface of the device. One wavelength of a laser used for this purpose is between 0.1 μm and 11 μm. The power of the laser is between 1 W and 100 W. Preferably, a CO 2 laser with a wavelength of 9.24 microns is used. The opening of the window is carried out without damaging any ever under the layer of insulating material lying chip contact made of aluminum, gold or copper.
In einer weiteren Ausgestaltung wird eine fotoempfindliche Schicht aus elektrisch isolierendem Material verwendet und zum Freilegen der elektrischen Kontaktfläche des Bauelements ein Fenster durch einen fotolithographischen Prozess geöffnet. Der fotolithographische Prozess umfasst ein Belichten der fotoempfindlichen Schicht aus elektrisch isolierendem Material und ein Entwickeln und damit Entfernen der belichteten oder nicht belichteten Stellen der Schicht aus elektrisch isolierendem Material.In In another embodiment, a photosensitive layer made of electrically insulating material and used for exposure the electrical contact surface of the device a window through a photolithographic process open. Of the Photolithographic process involves exposing the photosensitive Layer of electrically insulating material and developing and thus removing the exposed or unexposed areas of the Layer of electrically insulating material.
Nach dem Öffnen der Fenster erfolgt gegebenenfalls ein Reinigungsschritt, bei dem Reste der Schicht aus elektrisch isolierendem Material entfernt werden. Der Reinigungsschritt erfolgt beispielsweise nasschemisch. Denkbar ist insbesondere auch ein Plasmareinigungsverfahren.To opening the window is optionally carried out a cleaning step in which Remains of the layer of electrically insulating material are removed. The cleaning step takes place, for example, wet-chemically. Conceivable is in particular also a plasma cleaning process.
In einer weiteren Ausgestaltung wird eine Schicht aus mehreren übereinander angeordneten Teilschichten aus unterschiedlichem, elektrisch leitendem Material verwendet. Es werden beispielsweise verschiedene Metalllagen übereinander aufgetragen. Die Anzahl der Teilschichten beziehungsweise Metalllagen beträgt insbesondere 2 bis 5. Durch die aus mehreren Teilschichten aufgebaute elektrisch leitende Schicht kann beispielsweise eine als Diffusionsbarriere fungierende Teilschicht integriert sein. Eine derartige Teilschicht besteht beispielsweise aus einer Titan-Wolfram-Legierung (TiW). Vorteilhafterweise wird bei einem mehrschichtigen Aufbau direkt auf der zu kontaktierenden Oberfläche eine die Haftung vermittelnde oder verbessernde Teilschicht aufgebracht. Eine derartige Teilschicht besteht beispielsweise aus Titan.In In another embodiment, a layer of several superimposed arranged sub-layers of different, electrically conductive Material used. For example, different metal layers are stacked on top of each other applied. The number of partial layers or metal layers is in particular 2 to 5. By the built up of several sub-layers electrically conductive layer, for example, as a diffusion barrier functioning sub-layer to be integrated. Such a sub-layer For example, it consists of a titanium-tungsten alloy (TiW). Advantageously, in a multi-layered construction directly on the surface to be contacted an adhesion mediating or improving partial layer applied. Such a sub-layer consists for example of titanium.
In einer besonderen Ausgestaltung wird nach dem flächigen Kontaktieren in und/oder auf der Schicht aus dem elektrisch leitenden Material mindestens eine Leiterbahn erzeugt. Die Leiterbahn kann auf der Schicht aufgetragen werden. Insbesondere wird zum Erzeugen der Leiterbahn ein Strukturieren der Schicht durchgeführt. Dies bedeutet, dass die Leiterbahn in dieser Schicht erzeugt wird. Die Leiterbahn dient beispielsweise der elektrischen Kontaktierung eines Halbleiterchips.In a particular embodiment is after the surface contacting in and / or on the layer of the electrically conductive material at least generates a conductor track. The trace can be applied to the layer become. In particular, structuring is used to produce the conductor track the shift performed. This means that the trace is created in this layer. The conductor serves, for example, the electrical contact a semiconductor chip.
Das Strukturieren erfolgt üblicherweise in einem fotolithographischen Prozess. Dazu kann auf der elektrisch leitenden Schicht ein Fotolack aufgetragen, getrocknet und anschließend belichtet und entwickelt werden. Unter Umständen folgt ein Temperschritt, um den aufgetragenen Fotolack gegenüber nachfolgenden Behandlungsprozessen zu stabilisieren. Als Fotolack kommen herkömmliche positive und negative Resists (Beschichtungsmaterialien) in Frage. Das Auftragen des Fotolacks erfolgt beispielsweise durch einen Sprüh- oder Tauchprozess. Electro-Deposition (elektrostatisches oder elektrophoretisches Abscheiden) ist ebenfalls denkbar.The Structuring is usually done in a photolithographic process. This can be done on the electric applied a photoresist layer, dried and then exposed and be developed. Under certain circumstances, an annealing step, to the applied photoresist against subsequent treatment processes to stabilize. The photoresist is conventional positive and negative Resists (coating materials) in question. Applying the photoresist for example, by a spraying or dipping process. Electro-Deposition (electrostatic or electrophoretic deposition) is also conceivable.
Statt eines Fotolacks kann auch ein anderes strukturierbares Material mit einer oder mehreren der folgenden Vorgehensweisen aufgebracht werden: Vorhanggießen, Tauchen, insbesondere einseitiges Tauchen, Sprühen, insbesondere elektrostatisches Sprühen, Drucken, insbesondere Siebdrucken, Overmolden, Dispensen, Spincoaten, Auflaminieren einer Folie.Instead of A photoresist can also be another structurable material applied with one or more of the following procedures be: curtain coating, Dipping, especially one-sided dipping, spraying, in particular electrostatic spraying, printing, especially screen printing, overmolding, dispensing, spincoating, laminating a slide.
Zum Strukturieren können auch fotoempfindliche Folien eingesetzt werden, die auflaminiert und vergleichbar mit der aufgetragenen Fotolackschicht belichtet und entwickelt werden.To the Can structure Also photosensitive films are used, which lamination and exposed comparable to the applied photoresist layer and be developed.
Zum Erzeugen der Leiterbahn kann beispielsweise wie folgt vorgegangen werden: In einem ersten Teilschritt wird die elektrisch leitende Schicht strukturiert und in einem darauf folgenden Teilschritt wird auf der erzeugten Leiterbahn eine weitere Metallisierung aufgebracht. Durch die weitere Metallisierung wird die Leiterbahn verstärkt. Beispielsweise wird auf der durch Strukturieren erzeugten Leiterbahn Kupfer galvanisch in einer Dicke von 1 μm bis 400 μm abgeschieden. Da nach wird die Fotolackschicht beziehungsweise die auflaminierte Folie oder das alternativ verwendete strukturierbare Material abgelöst. Dies gelingt beispielsweise mit einem organischen Lösungsmittel, einem alkalischen Entwickler oder dergleichen. Durch nachfolgendes Differenzätzen wird die flächige, nicht mit der Metallisierung verstärkte, metallisch leitende Schicht wieder entfernt. Die verstärkte Leiterbahn bleibt erhalten.To the Generating the conductor can, for example, proceed as follows In a first partial step, the electrically conductive Layer is structured and in a subsequent sub-step applied on the generated trace another metallization. The further metallization strengthens the printed circuit. For example on the conductor track copper produced by structuring in a thickness of 1 micron up to 400 μm deposited. Since after the photoresist layer or the laminated film or alternatively structurable used Material detached. This is achieved, for example, with an organic solvent, an alkaline developer or the like. By following differential etching becomes the plane, non metallization reinforced, metallically conductive layer removed again. The amplified Track remains intact.
In einer besonderen Ausgestaltung werden zum Herstellen einer mehrlagigen Vorrichtung die Schritte Auflaminieren, Freilegen, Kontaktieren und Erzeugen der Leiterbahn mehrmals durchgeführt.In a particular embodiment, the manufacture of a multilayer device Steps laminating, exposing, contacting and creating the trace performed several times.
Es wird eine Technologie zur elektrischen Kontaktierung und Verdrahtung von Anschlusspads bzw. -kontaktflächen, die auf Halbleiterchips, insbesondere auf Leistungshalbleiterchips angeordnet sind, bereitgestellt. Zusätzlich ergibt bei dem erfindungsgemäßen Verfahren die flächige Anbindung und die besondere Isolierung eine niederinduktive Verbindung, um schnelles und verlustarmes Schalten zu ermöglichen.It becomes a technology for electrical contacting and wiring of connection pads or pads on semiconductor chips, are arranged in particular on power semiconductor chips provided. additionally results in the inventive method the areal Connection and the special isolation of a low-inductive compound, to enable fast and low-loss switching.
Durch das Aufbringen der Schicht aus elektrisch isolierendem Material wird eine elektrische Isolationsschicht hergestellt. Die Herstellung der Isolationsschicht durch das Aufbringen der Schicht aus elektrisch isolierendem Material bietet folgende Vorteile:
- – Anwendung bei hohen Temperaturen. Eine Schicht aus elektrisch isolierendem Material ist bei geeigneter Materialwahl hitzebeständig bis zu 300°C.
- – Geringe Prozesskosten.
- – Es sind hohe Isolationsfeldstärken durch Verwendung dicker Isolationslagen möglich.
- – Hoher Durchsatz, z.B. können DCB-Substrate im Nutzen prozessiert werden.
- – Homogene Isolationseigenschaften, da Lufteinschlüsse durch die Verarbeitung der Schicht aus elektrisch isolierendem Material im Vakuum verhindert werden.
- – Die gesamte Chipkontaktfläche kann genützt werden, so dass hohe Ströme abgeleitet werden können.
- – Durch die flächige Kontaktierung können die Chips homogen angesteuert werden.
- – Die Induktivität des Kontaktes bei einer Kontaktfläche ist durch die flächenhafte Geometrie kleiner als beim Dickdrahtbonden.
- – Die Kontaktierung führt zu hoher Zuverlässigkeit bei Vibrations- und mechanischer Schockbelastung.
- – Höhere Lastwechselfestigkeit im Vergleich zu konkurrierenden Methoden wegen geringer thermomechanischer Spannungen.
- – Es sind mehrere Verdrahtungsebenen zugänglich.
- – Die beschriebene, planare Verbindungstechnik beansprucht eine geringe Bauhöhe. Es resultiert ein kompakter Aufbau.
- – Bei mehrlagigen Verbindungsebenen sind großflächige Metallisierungslagen zur Abschirmung realisierbar. Dies wirkt sich insbesondere auf das EMV (Elektromagnetische Verträglichkeit)-Verhalten der Schaltung (Störemission, Störfestigkeit) sehr positiv aus.
- - Application at high temperatures. A layer of electrically insulating material is heat resistant up to 300 ° C with a suitable choice of material.
- - Low process costs.
- - High insulation field strengths are possible by using thick insulation layers.
- - High throughput, eg DCB substrates can be processed in the benefit.
- - Homogeneous insulation properties, since air pockets are prevented by the processing of the layer of electrically insulating material in a vacuum.
- - The entire chip contact surface can be used, so that high currents can be derived.
- - Due to the surface contacting the chips can be controlled homogeneously.
- - The inductance of the contact at a contact surface is smaller by the areal geometry than the thick wire bonding.
- - The contact leads to high reliability in vibration and mechanical shock load.
- - Higher fatigue strength compared to competing methods due to low thermo-mechanical stresses.
- - Several wiring levels are accessible.
- - The described planar connection technology claimed a low height. It results in a compact construction.
- - In multi-layer connection levels large-scale metallization layers for shielding can be realized. This has a particularly positive effect on the EMC (Electromagnetic Compatibility) behavior of the circuit (interference emission, immunity to interference).
Da der Kühlkörper als tragendes Element fungieren kann, ist es bei Bedarf möglich, das Substrat nach dem Anordnen des Kühlkörpers zu entfernen.There the heat sink as If necessary, it can be done if necessary Substrate after placing the heat sink to remove.
Insbesondere in diesem Fall, aber auch sonst, wird vorteilhaft an der dem Kühlkörper gegenüberliegenden Seite der Vorrichtung ein weiterer Kühlkörper angeordnet.Especially In this case, but also otherwise, is advantageous to the heat sink opposite Side of the device arranged another heat sink.
Bevorzugte und vorteilhafte Ausgestaltungen der Vorrichtung ergeben sich aus den bevorzugten Ausgestaltungen des Verfahrens und umgekehrt.preferred and advantageous embodiments of the device emerge the preferred embodiments of the method and vice versa.
Weitere Merkmale und Vorteile ergeben sich aus der Beschreibung anhand der Zeichnung. Dabei zeigt:Further Features and advantages will be apparent from the description based on Drawing. Showing:
In
der
Die
Schicht
Auf
die von der Substratschicht
Der
Halbleiterchip
Auf
der von der Schicht
Ist
beispielsweise der Halbleiterchip
Die
gesamte obere Oberfläche
des mit dem Halbleiterchip
Auf
die gesamte Oberfläche
des mit dem Halbleiterchip
Das
Aufbringen der Schicht
Die
Schicht
Typische
Dicken der Schicht
Nun
wird in Schritt
Eine
zu kontaktierende Kontaktfläche
ist nicht nur eine Kontaktfläche
Die
Größe des Fensters,
das zum Kontaktieren der Kontaktfläche
Das Öffnen eines
der Fenster
Danach
wird in Schritt
Beispielsweise
kann die Schicht
Vorzugsweise werden dazu folgende Prozessschritte (semiadditiver Aufbau) durchgeführt:
- – Sputtern
einer Ti-Haftschicht von ca. 100 nm Dicke und einer Cu-Leitschicht
4 von ca. 200 nm Dicke (Schritt303 ). - – Fotolithographie
unter Verwendung dicker Lackschichten oder von Fotofolien
5 (Schritt304 ). - – Galvanische
Verstärkung
der freientwickelten Bereiche der Schicht
4 aus elektrisch leitendem Material mit einer weiteren Teilschicht4a . Hier sind Schichtdicken bis 500 μm möglich (Schritt305 ). - – Lackentschichtung
und Differenzätzen
von Cu und Ti (Schritt
306 ).
- - Sputtering a Ti-adhesive layer of about 100 nm thickness and a Cu-conductive layer
4 of about 200 nm thickness (step303 ). - - Photolithography using thick layers of paint or photographic film
5 (Step304 ). - Galvanic amplification of the freely wound areas of the layer
4 made of electrically conductive material with a further partial layer4a , Layer thicknesses of up to 500 μm are possible here (step305 ). - - Lackentschichtung and differential etching of Cu and Ti (step
306 ).
Es
kann auch so vorgegangen werden, dass auf die von der Oberfläche des
Substrats
Jedenfalls
ist danach eine Vorrichtung aus einem Substrat
An
der Schicht
Die
Dabei
wird bei der Schicht
Dieser kann wahlweise auf Chippotential liegen oder potentialfrei sein. Eine Potentialfreiheit lässt sich erreichen, wenn als letzte Lage bei der Fertigung der SMD-Vorrichtung eine weitere Schicht aus isolierendem Material aufgebracht wird. Bei einem nicht potentialfreien Bauteil muss man für jedes Potential einen eigenen Kühler vorsehen.This can either be at chip potential or potential-free. A freedom of potential can be reach, if as the last layer in the production of the SMD device another layer of insulating material is applied. With a non-potential-free component one must for each Potential a separate cooler provide.
Die Kühlung nach unten kann durch ein geeignetes Substratmaterial ähnlich wie auf der Oberseite realisiert werden, indem an den entsprechenden Stellen ein weiterer SMD-Kühler vorgesehen wird.The cooling down can be similar by a suitable substrate material be realized on the top by referring to the corresponding Make another SMD cooler is provided.
Bei
der Ausführungsform
nach
Die Herstellung eines wie beschrieben aufgebauten Leistungshalbleitermoduls wird nur möglich, wenn man einen Schritt weg von der herkömmlichen Verbindungstechnik mittels Bonden hin zu einer planaren Verbindungstechnik macht. Denn nur dadurch ist eine planare Oberfläche zur Montage des Kühlers zu erreichen. Auf die keramische Trägerstruktur kann ebenfalls nur verzichtet werden, wenn man die Bauelemente, beispielsweise in Form des Leistungshalbleiters und der Freilaufdiode durch die elektrische Verbindung mechanisch fixieren kann, was durch einen Bondprozess nicht möglich ist.The Production of a power semiconductor module constructed as described becomes possible only if you take a step away from the conventional joining technique using bonding to a planar connection technology makes. Because only this is a planar surface for mounting the radiator to to reach. On the ceramic support structure can also be dispensed with only if the components, for example in the form of the power semiconductor and the freewheeling diode through the electrical connection can mechanically fix what through a bonding process is not possible is.
.,
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE200410019442 DE102004019442A1 (en) | 2004-04-19 | 2004-04-19 | Method for manufacturing low power converters, involves applying layer of electrically insulating material to substrate and component |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE200410019442 DE102004019442A1 (en) | 2004-04-19 | 2004-04-19 | Method for manufacturing low power converters, involves applying layer of electrically insulating material to substrate and component |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102004019442A1 true DE102004019442A1 (en) | 2005-10-06 |
Family
ID=34980749
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE200410019442 Ceased DE102004019442A1 (en) | 2004-04-19 | 2004-04-19 | Method for manufacturing low power converters, involves applying layer of electrically insulating material to substrate and component |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102004019442A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005053396A1 (en) * | 2005-11-09 | 2007-05-16 | Semikron Elektronik Gmbh | Circuit device, in particular frequency converter |
WO2008040596A2 (en) * | 2006-09-29 | 2008-04-10 | Siemens Aktiengesellschaft | Heat sink for cooling an electrical component |
EP3340293A1 (en) * | 2016-12-20 | 2018-06-27 | Siemens Aktiengesellschaft | Semiconductor module with support structure on the bottom |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5293301A (en) * | 1990-11-30 | 1994-03-08 | Shinko Electric Industries Co., Ltd. | Semiconductor device and lead frame used therein |
DE10058446A1 (en) * | 1999-11-24 | 2001-05-31 | Denso Corp | Semiconducting device with radiation structure has connecting components between first and second radiating components and chip with better conductivity than tungsten and molybdenum |
WO2003030247A2 (en) * | 2001-09-28 | 2003-04-10 | Siemens Aktiengesellschaft | Method for contacting electrical contact surfaces of a substrate and device consisting of a substrate having electrical contact surfaces |
-
2004
- 2004-04-19 DE DE200410019442 patent/DE102004019442A1/en not_active Ceased
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5293301A (en) * | 1990-11-30 | 1994-03-08 | Shinko Electric Industries Co., Ltd. | Semiconductor device and lead frame used therein |
DE10058446A1 (en) * | 1999-11-24 | 2001-05-31 | Denso Corp | Semiconducting device with radiation structure has connecting components between first and second radiating components and chip with better conductivity than tungsten and molybdenum |
WO2003030247A2 (en) * | 2001-09-28 | 2003-04-10 | Siemens Aktiengesellschaft | Method for contacting electrical contact surfaces of a substrate and device consisting of a substrate having electrical contact surfaces |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005053396A1 (en) * | 2005-11-09 | 2007-05-16 | Semikron Elektronik Gmbh | Circuit device, in particular frequency converter |
DE102005053396B4 (en) * | 2005-11-09 | 2010-04-15 | Semikron Elektronik Gmbh & Co. Kg | Circuit device, in particular frequency converter |
WO2008040596A2 (en) * | 2006-09-29 | 2008-04-10 | Siemens Aktiengesellschaft | Heat sink for cooling an electrical component |
WO2008040596A3 (en) * | 2006-09-29 | 2008-05-22 | Siemens Ag | Heat sink for cooling an electrical component |
EP3340293A1 (en) * | 2016-12-20 | 2018-06-27 | Siemens Aktiengesellschaft | Semiconductor module with support structure on the bottom |
WO2018114651A1 (en) * | 2016-12-20 | 2018-06-28 | Siemens Aktiengesellschaft | Semiconductor module with a supporting structure on the bottom side |
CN110100308A (en) * | 2016-12-20 | 2019-08-06 | 西门子股份公司 | Bottom side has the semiconductor module of support construction |
US10699984B2 (en) | 2016-12-20 | 2020-06-30 | Siemens Aktiengesellschaft | Semiconductor module with a supporting structure on the bottom side |
CN110100308B (en) * | 2016-12-20 | 2020-09-22 | 西门子股份公司 | Semiconductor module with support structure on bottom side |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1597757A2 (en) | Connection technology for power semiconductors comprising a layer of electrically insulating material that follows the surface contours | |
WO2003030247A2 (en) | Method for contacting electrical contact surfaces of a substrate and device consisting of a substrate having electrical contact surfaces | |
DE10335153B4 (en) | Circuit arrangement on a substrate having a component of a sensor, and method for producing the circuit arrangement on the substrate | |
WO2005101928A1 (en) | Hybrid printed circuit board assembly system for the compact assembly of electric components | |
EP1350417B1 (en) | Method for the production of an electronic component | |
EP3625823B1 (en) | Power module having at least one power semiconductor | |
DE10308928B4 (en) | Method for producing self-supporting contacting structures of a non-insulated component | |
EP1817795A1 (en) | Metallised film for sheet contacting | |
DE10351028B4 (en) | Semiconductor component and suitable manufacturing / assembly process | |
DE102011088218A1 (en) | Electronic power module for use in circuit module of e.g. engine control unit of motor car, has laminate comprising thermally conductive insulation sheet, where module lower side is fixed with copper strip conductor on laminate | |
DE10314172B4 (en) | A method of operating an assembly of an electrical component on a substrate and method of making the assembly | |
WO2016016140A1 (en) | Circuit carrier, electronic assembly, method for producing a circuit carrier | |
DE102004058806B4 (en) | A method of fabricating circuit patterns on a heat sink and circuit structure on a heat sink | |
DE102004009296B4 (en) | Method for producing an arrangement of an electrical component | |
WO2004077547A2 (en) | Internal connection system for power semiconductors comprising large-area terminals | |
DE102006009723A1 (en) | Method of making and planar contacting an electronic device and device made accordingly | |
WO2005101480A2 (en) | Circuit mounted on an especially electroconductive substrate by means of a planar connection technique | |
DE102004019442A1 (en) | Method for manufacturing low power converters, involves applying layer of electrically insulating material to substrate and component | |
DE10320877A1 (en) | Semiconductor component and method for producing a semiconductor component | |
WO2005101490A2 (en) | Component that is situated on a cooling fin | |
WO2005078793A1 (en) | Method for producing a power module and corresponding power module | |
WO2006058860A2 (en) | Heat exchange device for a semiconductor component and method for producing said heat exchange device | |
WO2005101501A1 (en) | Housing formed by a metallic layer | |
DE102004030800B4 (en) | Process for producing a ceramic printed circuit board | |
DE102004061908B4 (en) | Method for producing a circuit arrangement on a substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OAV | Applicant agreed to the publication of the unexamined application as to paragraph 31 lit. 2 z1 | ||
OP8 | Request for examination as to paragraph 44 patent law | ||
8131 | Rejection |