CN2831621Y - El interface with electromagnetic compatible circuit - Google Patents
El interface with electromagnetic compatible circuit Download PDFInfo
- Publication number
- CN2831621Y CN2831621Y CNU2005200750269U CN200520075026U CN2831621Y CN 2831621 Y CN2831621 Y CN 2831621Y CN U2005200750269 U CNU2005200750269 U CN U2005200750269U CN 200520075026 U CN200520075026 U CN 200520075026U CN 2831621 Y CN2831621 Y CN 2831621Y
- Authority
- CN
- China
- Prior art keywords
- interface
- matching network
- circuit
- common mode
- transformer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B15/00—Suppression or limitation of noise or interference
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
The utility model relates to an E1 interface with an electromagnetic compatible circuit. The utility model comprises an E1 interface chip, a clamping circuit, an overvoltage protector, noise suppressing magnetic balls, a matching network and a common mode transformer which is integrated with a common mode inductor. The utility model can utilize a secondary protective circuit to suppress surge and utilize the magnetic balls to suppress noise, wherein the secondary protective circuit is composed of the clamping circuit and the overvoltage protector. Besides, the common mode transformer which is integrated with the common mode inductor can not only filter common mode noise in signals but also can occupy little space.
Description
Technical field
The utility model relates to a kind of interface of communication product, relates in particular to the E1 interface with electromagnetic compatibility circuit.
Background technology
Along with the continuous growth of communication transmission speed, the electromagnetic compatibility of communication interface (EMC) performance is also increasing to entire product EMC Effect on Performance.And the EMC performance has also determined the designing quality and the inherent reliability of product, and current various countries are also more and more higher to the EMC performance demands, and product E MC performance directly affects the market access, share and the profit of product.
The E1 interface is as the common interfaces in the communication product, and its design quality directly influences the EMC performance of product, and density designs when higher more difficult.
Figure 1 shows that the E1 interface with EMC circuit of prior art.
As shown in Figure 1, existing E1 interface with EMC circuit mainly is divided into two parts, and first is the line side, i.e. transformer T1 and T2 right side, adopt overvoltage protector to carry out the one-level protection, the transient voltage suppressor (TVS) such as LC01-6 is used as this overvoltage protector usually; Second portion is a circuit side, i.e. part between E1 interface chip 100 and transformer T1 and the T2 adopts the clamped circuit such as SRDA05-04 etc. to carry out the secondary protection, and resistance R 1 to R5 constitutes the matching network of E1 interface.
The shortcoming of the E1 interface of prior art mainly be following some: the first, therefore the E1 interface chip is generally Digital Analog Hybrid Circuits, has common mode disturbances; The second, may there be epd, i.e. circulation problem.
The utility model content
Technical problem to be solved in the utility model is to provide a kind of E1 interface with electromagnetic compatibility circuit, can not only suppress the noise in the signal, and can solve the ground circulation problem.
To achieve these goals, the invention provides a kind of E1 interface with electromagnetic compatibility circuit, comprise the E1 interface chip, the first, second, third and the 4th clamped circuit, first matching network and the 3rd matching network, first transformer and the 3rd transformer, first overvoltage protector and the 3rd overvoltage protector; Described E1 interface chip comprises that transmitting terminal is positive and negative, and receiving terminal is positive and negative, and described first transformer and the 3rd transformer are respectively the common mode transformer that is integrated with common mode inductance.
Wherein, described E1 interface with electromagnetic compatibility circuit also comprises: one first magnetic bead, the transmission of described E1 interface rectify and the anode of the input side of described first matching network between; One second magnetic bead is between the negative terminal of the input side of and described first matching network negative at the transmitting terminal of described E1 interface; One the 3rd magnetic bead, the reception of described E1 interface rectify and the anode of the input side of described second matching network between; And one the 4th magnetic bead, the reception of described E1 interface rectify and the negative terminal of the input side of described second matching network between.
In described E1 interface with electromagnetic compatibility circuit, the negative terminal of described the 3rd overvoltage protector is in series with a high frequency capacitance, and the node ground connection between described the 3rd overvoltage protector and the described high frequency capacitance.
In having the E1 interface of electromagnetic compatibility circuit, described high frequency capacitance is parallel with a zero resistance.
In the described E1 interface with electromagnetic compatibility circuit, described first matching network also comprises one first electric capacity that is connected in parallel on the first matching network outlet side, and described second matching network also comprises one second electric capacity, and it is connected between the node and ground between two series resistances that are connected in parallel on the described second matching network outlet side.
In described E1 interface with electromagnetic compatibility circuit, described high frequency capacitance be 1nF to 100nF, withstand voltage greater than 100V; And described zero resistance internal resistance less than 30m Ω, power greater than 1/8W.
Compared with prior art, the E1 interface with electromagnetic compatibility circuit according to the present invention can be realized following function:
The first, owing to adopted the common mode transformer filtering common mode disturbances effectively not only that is integrated with common mode inductance, and only take less space.
The second, take by zero resistance and capacity earth receiving negative terminal, in spot potential difference problem, promptly during circulation problem, can address this problem effectively by removing zero resistance;
The 3rd, can suppress noise effectively by be connected in series magnetic bead respectively at each end;
The 4th, by can effectively preventing the influence of surge to the E1 interface by overvoltage protector and clamped circuit-formed second class protection circuit.
In a word, by the acting in conjunction of following each several part circuit, can improve the Electro Magnetic Compatibility of E1 interface effectively, thereby improve its reliability.
Be understandable that, all be exemplary and indicative to general introduction of the present invention and following detailed explanation above, and provide claimed of the present invention further explanation.
Attendant advantages of the present invention and feature will be illustrated in the description of back, by following description, will make them apparent to a certain extent, perhaps can be familiar with them by putting into practice the present invention.These purposes of the present invention and advantage can realize by the structure of specifically noting in written description and claim and the accompanying drawing and obtain.
Description of drawings
Figure 1 shows that the E1 interface with EMC circuit of prior art;
Figure 2 shows that the circuit block diagram that has the E1 interface of EMC circuit according to first embodiment of the invention;
Figure 3 shows that the transtation mission circuit schematic diagram that has the E1 interface of EMC circuit according to first embodiment of the invention;
Figure 4 shows that the receiving circuit schematic diagram that has the E1 interface of EMC circuit according to first embodiment of the invention;
Figure 5 shows that the circuit block diagram that has the E1 interface of EMC circuit according to second embodiment of the invention;
Figure 6 shows that the transtation mission circuit schematic diagram that has the E1 interface of EMC circuit according to second embodiment of the invention; And
Figure 7 shows that the schematic diagram of receiving circuit that has the E1 interface of EMC circuit according to second embodiment of the invention.
Embodiment
The present invention is described in further detail below in conjunction with accompanying drawing and concrete execution mode.
The E1 interface has non-equilibrium (that is characteristic impedance 75 Ω) and two kinds of balances (that is characteristic impedance 120 Ω).Describe structure and the operation principle that has the E1 interface unbalanced circuit of EMC circuit according to first embodiment of the invention in detail below with reference to Fig. 2, Fig. 3 and Fig. 4.
The transtation mission circuit part: the transmission of E1 interface chip 100 is rectified and transmitting terminal is negative is connected respectively to magnetic bead 301 and 302 by clamped circuit 201 that is formed by diode D1 and D2 and the clamped circuit 202 that is formed by diode D3 and D4 respectively; magnetic bead 301 and 302 is connected respectively to the anode and the negative terminal of matching network 401 input sides; and the outlet side of matching network 401 is connected to the common mode transformer 501 that is integrated with common mode inductance; and be parallel with transient voltage suppressor (TVS) 601, and rectify and the negative external circuit (not shown) that is connected to of transmitting terminal as the transmission of this E1 interface as overvoltage protector at the positive and negative terminal of the outlet side of common mode transformer 501.
In this transtation mission circuit, owing to include the two stages of circuit of clamped circuit and overvoltage protector formation, therefore can suppress surge effectively, and magnetic bead 301 and 302 can reduce conduction and radiated interference, thereby work to suppress noise.
Owing to adopted the common mode transformer 501 that is integrated with common mode inductance, the therefore common mode disturbances in the filtering output signal effectively not only, and can take less space, this is very effective in high density E1 circuit.
The receiving circuit part is substantially the same with the transtation mission circuit part; be outside the difference; overvoltage protector 603 directly is not connected the reception negative terminal of E1 interface; but the negative terminal that is connected to the E1 interface by the zero resistance R0 that is connected in parallel and capacitor C 0, and the node ground connection between overvoltage protector 603 and the high frequency capacitance C0.When running into the epd problem, when the ground circulation problem has promptly taken place, remove zero resistance and can solve the ground circulation problem effectively.
In foregoing circuit, each several part can adopt following device, but is not limited to this.The E1 interface chip can be the IDT82V2058DA chip of IDT company, and when adopting this chip, it sends to rectify and is the TTIP pin, and transmitting terminal is negative to be the TRING pin, receives to rectify to be the RTIP pin, is the RRING pin and receiving terminal is negative.The clamped circuit 201 that constitutes by D1 and D2, the clamped circuit 202 that constitutes by D3 and D4, the clamped circuit 203 that constitutes by D5 and D6, and the clamped circuit 204 that constitutes by D7 and D8 can realize by TVS diode array such as the SRDA3.3-4 of SEMTECH company.And choosing of magnetic bead 301 to 304 need combine with matching network 401 and 403, not influence the E1 master die.Preferred impedance is the chip magnetic beads of 5 Ω to 30 Ω, for example can choose MURUTA company BLM18PG330SN1:30 Ω ± 25% (100MHz, 0.1V), RDC=0.05 Ω. Common mode transformer 501 and 503 can adopt the TX1263 of PULSE company.Overvoltage protector 601 and 603 can adopt the SMP75-8 of ST company.Zero resistance R0 can select for use power greater than the resistance of 1/8W internal resistance less than 30 Ω, for example, and 1/8W-0+50m Ω-1206.High frequency capacitance C0 can be the high frequency capacitance of the 1nF more than the withstand voltage 100V to 100nF, for example ceramic paster electric capacity 100nF/100V.Matching network 401 is made up of the resistance R 1 that is connected in series successively, capacitor C 1 and resistance R 2, wherein the end that is not connected with capacitor C 1 of resistance R 1 is the anode of matching network 401 input sides, the end that resistance R 2 is not connected with capacitor C 1 is the negative terminal of matching network 401 input sides, and the node between capacitor C 1 and the resistance R 1 is the anode of matching network 401 outlet sides, and the node between capacitor C 1 and the resistance R 2 is the negative terminal of matching network 401 outlet sides.Resistance R 3, R5, R6 and R4 that matching network 403 is connected in series successively, and the node and the capacitor C between the ground 2 that are connected resistance R 5 and R6 are formed, wherein the end that is not connected with resistance R 5 of resistance R 3 is the anode of matching network 403 input sides, the end that resistance R 4 is not connected with resistance R 6 is the negative terminal of matching network 403 input sides, and the node between resistance R 3 and the resistance R 5 is that the anode of matching network 403 outlet sides and the node between resistance R 4 and the resistance R 6 are the negative terminal of the outlet side of matching network 403.
Below with reference to structure and the operation principle of Fig. 5, Fig. 6 and Fig. 7 explanation according to the E1 interface balancing circuitry with EMC circuit of second embodiment of the invention.To shown in Figure 7, E1 interface balance transtation mission circuit and the non-equilibrium transtation mission circuit of E1 interface are identical as Fig. 5.With first execution mode, be outside its difference that the overvoltage protector 603 of E1 interface balance receiving circuit is directly connected to the reception negative terminal of E1 interface.In the description of this omission to same section.
By above-mentioned explanation, compared with prior art, have following advantage according to the E1 interface that the utlity model has the electromagnetic compatibility circuit:
The first, owing to adopted the common mode transformer filtering common mode disturbances effectively not only that is integrated with common mode inductance, and only take less space.
The second, take by zero resistance and capacity earth at the reception negative terminal, in spot potential difference problem, when promptly circulation problem is, can address this problem effectively by removing zero resistance;
The 3rd, can suppress noise effectively by be connected in series magnetic bead respectively at each end;
The 4th, by can effectively preventing the influence of surge to the E1 interface by overvoltage protector and clamped circuit-formed second class protection circuit;
In a word, by the acting in conjunction of following each several part circuit, can improve the Electro Magnetic Compatibility of E1 interface effectively, thereby improve its reliability.
Obviously under the situation that does not break away from spirit and scope of the present utility model, those of ordinary skill in the art can make various modifications and variations to the utility model.Therefore, the utility model covers improvement and the modification within all scopes that fall into claims and equivalent place thereof.
Claims (6)
1, a kind of E1 interface with electromagnetic compatibility circuit, comprise the E1 interface chip, the first, second, third and the 4th clamped circuit, first matching network and the 3rd matching network, first transformer and the 3rd transformer, first overvoltage protector and the 3rd overvoltage protector; Described E1 interface chip comprises that transmitting terminal is positive and negative, and receiving terminal is positive and negative, it is characterized in that, described first transformer and the 3rd transformer are respectively the common mode transformer that is integrated with common mode inductance.
2, according to the described E1 interface of claim 1, it is characterized in that, also comprise with electromagnetic compatibility circuit:
One first magnetic bead, the transmission of described E1 interface rectify and the anode of the input side of described first matching network between;
One second magnetic bead is between the negative terminal of the input side of and described first matching network negative at the transmitting terminal of described E1 interface;
One the 3rd magnetic bead, the reception of described E1 interface rectify and the anode of the input side of described the 3rd matching network between; And
One the 4th magnetic bead, the reception of described E1 interface rectify and the negative terminal of the input side of described the 3rd matching network between.
3, according to claim 1 or 2 described E1 interfaces, it is characterized in that the negative terminal of described the 3rd overvoltage protector is in series with a high frequency capacitance with electromagnetic compatibility circuit, and the node ground connection between described the 3rd overvoltage protector and the described high frequency capacitance.
4, according to the described E1 interface of claim 3, it is characterized in that described high frequency capacitance is parallel with a zero resistance with electromagnetic compatibility circuit.
5, according to claim 1 or 2 described E1 interfaces with electromagnetic compatibility circuit, it is characterized in that, described first matching network also comprises one first electric capacity that is connected in parallel on the first matching network outlet side, and described the 3rd matching network also comprises one second electric capacity, and it is connected between the node and ground between two series resistances that are connected in parallel on described the 3rd matching network outlet side.
6, according to the described E1 interface of claim 4, it is characterized in that with electromagnetic compatibility circuit, described high frequency capacitance be 1nF to 100nF, withstand voltage greater than 100V; And described zero resistance internal resistance less than 30m Ω, power greater than 1/8W.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2005200750269U CN2831621Y (en) | 2005-08-26 | 2005-08-26 | El interface with electromagnetic compatible circuit |
| PCT/CN2006/002024 WO2007022693A1 (en) | 2005-08-26 | 2006-08-10 | An e1 interface with electromagnetic compatibility circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2005200750269U CN2831621Y (en) | 2005-08-26 | 2005-08-26 | El interface with electromagnetic compatible circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN2831621Y true CN2831621Y (en) | 2006-10-25 |
Family
ID=37136542
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU2005200750269U Expired - Lifetime CN2831621Y (en) | 2005-08-26 | 2005-08-26 | El interface with electromagnetic compatible circuit |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN2831621Y (en) |
| WO (1) | WO2007022693A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011069465A1 (en) * | 2009-12-11 | 2011-06-16 | 华为技术有限公司 | Communication device, method and system |
| CN104901295A (en) * | 2015-06-04 | 2015-09-09 | 芜湖固高自动化技术有限公司 | Serial port communication drive circuit of industrial robot teaching control circuit |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2132829A1 (en) | 2007-03-26 | 2009-12-16 | Thomson Licensing | Two stage surge protector for single wire multi switch transceiver |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1246381A1 (en) * | 2001-03-28 | 2002-10-02 | Lucent Technologies Inc. | EMC filter |
| KR20030015584A (en) * | 2001-08-16 | 2003-02-25 | 엘지전자 주식회사 | System of Matching NO.7 Signalling Block in Data Communication System |
| CN100393056C (en) * | 2003-09-17 | 2008-06-04 | 深圳市格林耐特通信技术有限责任公司 | E1 emulate system |
-
2005
- 2005-08-26 CN CNU2005200750269U patent/CN2831621Y/en not_active Expired - Lifetime
-
2006
- 2006-08-10 WO PCT/CN2006/002024 patent/WO2007022693A1/en active Application Filing
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011069465A1 (en) * | 2009-12-11 | 2011-06-16 | 华为技术有限公司 | Communication device, method and system |
| CN104901295A (en) * | 2015-06-04 | 2015-09-09 | 芜湖固高自动化技术有限公司 | Serial port communication drive circuit of industrial robot teaching control circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2007022693A1 (en) | 2007-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1201551C (en) | Impedance blocking filter circuit | |
| CN1317793C (en) | Duplexer and communication apparatus | |
| US8077441B2 (en) | Interface circuit and communication device | |
| JPWO2009110354A1 (en) | Output filter and power converter using the same | |
| CN2831621Y (en) | El interface with electromagnetic compatible circuit | |
| US20030053276A1 (en) | Overcurrent and overvoltage protection method and architecture for a tip and ring subscriber line interface circuit | |
| DE202015103902U1 (en) | Device for avoiding harmful bearing currents | |
| CN104200078A (en) | Method for restraining electromagnetic interference (EMI) | |
| CN112510991A (en) | EMC protection device and power supply front end filter circuit of small-size photoelectric conversion subassembly | |
| CN101079573A (en) | A power interface circuit | |
| CN111953205A (en) | High-power filtering protection device and frame type filtering structure | |
| WO2019105042A1 (en) | Connector device capable of removing pulse current | |
| CN2922307Y (en) | Ethernet interface isolating transformer central tap grounding circuit | |
| CN108347160A (en) | A kind of filtering method of DC-DC converter, device and terminal | |
| CN109600035A (en) | A kind of power module | |
| CN1851996A (en) | Siganl thunder-proof device | |
| DE102015112146A1 (en) | Device for avoiding harmful bearing currents | |
| CN207819086U (en) | A kind of connector assembly of removable pulse current | |
| CN209896905U (en) | Interference pulse suppression circuit | |
| CN215222145U (en) | Electromagnetic compatibility filter circuit for high-power direct-current fan | |
| CN100337501C (en) | A USB interface protection system | |
| CN210202037U (en) | Power protection circuit and bluetooth headset | |
| CN214959276U (en) | Power supply circuit with low ripple noise input and output | |
| CN110391727A (en) | A kind of DC power supply filtering method and circuit for GJB-151A | |
| CN2682711Y (en) | A protective device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Expiration termination date: 20150826 Granted publication date: 20061025 |
|
| EXPY | Termination of patent right or utility model |