CN2604732Y - Structure for repairing faults occured at memory partial data region - Google Patents
Structure for repairing faults occured at memory partial data region Download PDFInfo
- Publication number
- CN2604732Y CN2604732Y CN 03236789 CN03236789U CN2604732Y CN 2604732 Y CN2604732 Y CN 2604732Y CN 03236789 CN03236789 CN 03236789 CN 03236789 U CN03236789 U CN 03236789U CN 2604732 Y CN2604732 Y CN 2604732Y
- Authority
- CN
- China
- Prior art keywords
- internal memory
- pin
- circuit board
- data area
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The utility model relates to a structure for recovering failures in data area of the memory. A tester is applied to check a plurality of memories with failures in partial data area respectively such as DDRSDARM and then the memory groups with two in each group are arranged on the front and back of a circuit board respectively, keeping one memory in each group corresponding to the other. Afterwards, according to results of previous check, eight of the connecting pins in the normally usable data area are connected in sequence to base pins on connecting ports of the circuit board. Thus, when the circuit board is arranged on the circuit board of a computer, the central processing unit can use the memory groups as normal memories, which realizes the recovery and recycle of memories with failures in partial data area, reduction in manufacturing cost and environment protection.
Description
Technical field
The utility model is a kind of partly structure of breaking down of data area of internal memory of repairing, and is meant a kind of internal memories that will a plurality ofly have the part data area to break down especially, utilizes complementary ways of connecting, forms the device of normal internal memory.
Background technology
Press, the random memory of general traditional computer, for the CPU (central processing unit) (CPU) of computing machine can be utilized this internal memory commonly used, when dividing the work to handle for a long time, the data of Interrupt Process can be stored in this internal memory commonly used, when handling these data, to reading this data in the internal memory commonly used, handle again.
Yet; exist in should be commonly used made or be used a period of time after; usually can be because of the production process mistake; or long-term wrong use; and generating unit piece of data zone fault; make the CPU (central processing unit) of computing machine can't other zone of not breaking down of identification; and determine that it is the internal memory of fault, and can't re-use this internal memory commonly used, form the waste of this other part that does not break down of internal memory commonly used; also because of should being utilized by internal memory commonly used; and arbitrarily abandoned, cause the pollution of environment, be with; if can development and Design go out a kind of technology of the internal memory recycling that can be broken down in the part data area, will be the target that the electronic component industry is demanded urgently making great efforts.
The utility model content
The creator is because aforementioned when being stored in generating unit piece of data zone fault in commonly used, the CPU (central processing unit) of computing machine can't other zone of not breaking down of identification, and determine that it is the internal memory of fault, and the shortcoming that can't be used again, be manufacturing experience and the technology accumulation of being engaged in electronic component according to it, method at the various solutions of the concentrated research of above-mentioned disappearance, after through constantly research, experiment and improvement, finally development and Design goes out a kind of structure that breaks down in internal memory part data area of repairing of the present utility model, in order to do many disappearances of the Prior Art of forgoing.
Fundamental purpose of the present utility model is to make a plurality of internal memories that have the part data area to break down, and utilizes complementary ways of connecting, reaches to form normal internal memory.
According to aforesaid purpose; the utility model provides a kind of structure that breaks down in internal memory part data area of repairing; this structure is to utilize a tester that a plurality of internal memories that have the part data area to break down are detected respectively; in two, save as one group again; each group internal memory just is being installed on a circuit board respectively; reverse side; make an internal memory of each group internal memory corresponding with another internal memory; again according to previous testing result; each is organized the pin of the normal spendable data area of internal memory; wherein eight pins are connected on the connectivity port pin of this circuit board in regular turn; so; when this circuit board being installed on the circuit board of a computing machine; the CPU (central processing unit) of this computing machine (CPU) can be organized each internal memory and use as a normal internal memory; therefore the internal memory that breaks down in order part data area is recyclable to be utilized again, reaches the purpose of saving manufacturing cost and protection environment.
Description of drawings
Fig. 1 is the block diagram of internal memory;
Fig. 2 is a block diagram of the present utility model;
Fig. 3 is an action flow chart of the present utility model;
Fig. 4 is the block diagram of another most preferred embodiment of the utility model.
10: internal memory
11: circuit board
Embodiment
The utility model is a kind of structure that breaks down in internal memory part data area of repairing, see also Fig. 1, Fig. 2, shown in Figure 3, be to utilize a tester that a plurality of internal memories 10 (as: DDR SDRAM) that have the part data area to break down are detected respectively, it is one group with two internal memories 10 again, each group internal memory 10 just is being installed on a circuit board 11 respectively, reverse side, make an internal memory 10 of each group internal memory 10 corresponding with another internal memory 10, again according to previous testing result, each is organized the pin (D0 of the data area of internal memory 10, D1, D2, D3, D4, D5, D6, D7), wherein eight pins that can normally use are connected to the connectivity port pin (Pin1 of this circuit board 11 in regular turn, Pin2, Pin3, Pin4, Pin5, Pin6, Pin7, Pin8) on, so, (not shown) when this circuit board 11 being installed on the circuit board of a computing machine, the CPU (central processing unit) of this computing machine (CPU) can be organized each internal memory 10 and use as a normal internal memory, therefore, internal memory 10 recyclings that can be broken down in these part data areas.
In the utility model, see also Fig. 1 again, shown in Figure 2, this internal memory 10 is a buffer, when being installed on this computing machine, can be used as the random memory of the CPU (central processing unit) (CPU) of this computing machine, to make the practicable processing of the division of labor for a long time of this CPU (central processing unit), this internal memory 10 is divided into two kinds, one is capacity 128MBIT, another is a capacity for capacity 256MBIT, wherein the internal memory 10 of this 128MBIT is provided with 11 address areas, each address area is a corresponding address area pin (A0 respectively, A1, A2, A3, A4, A5, A6, A7 ... A11), these pins are connected with the circuit of computing machine, make this CPU (central processing unit) can read the address signal of these pins, be the internal memory 10 of 128MBIT and pick out this internal memory 10, and the internal memory 10 of this 256MBIT is provided with 12 address areas, each address area is a corresponding address area pin (A0 respectively, A1, A2, A3, A4, A5, A6, A7 ... A11, A12), these pins are connected with the circuit of computing machine, make this CPU (central processing unit) can read the address signal of these pins, be the internal memory 10 of 256MBIT and pick out this internal memory 10.
In another embodiment of the best of the present utility model, see also shown in Figure 4, also can be with the internal memory 10 of 128MBIT, the internal memory 10 of 256MBIT mixes use, for utilizing a tester to have the internal memory 10 of the 128MBIT that data area partly breaks down and the internal memory 10 of 256MBIT to detect respectively with a plurality of, it is one group with the internal memory 10 of a 128MBIT and the internal memory 10 of a 256MBIT again, each group internal memory 10 just is being installed on a circuit board 11 respectively, reverse side, make an internal memory 10 of each group internal memory 10 corresponding with another internal memory 10, address area pin A12 with the internal memory 10 of 256MBIT fixes again, again according to previous testing result, each is organized the pin (D0 of the data area of internal memory 10, D1, D2, D3, D4, D5, D6, D7), wherein eight pins that can normally use are connected to the connectivity port pin (Pin1 of this circuit board 11 in regular turn, Pin2, Pin3, Pin4, Pin5, Pin6, Pin7, Pin8) on, so, (not shown) when this circuit board 11 being installed on the circuit board of a computing machine, the CPU (central processing unit) of this computing machine (CPU) can be organized each internal memory 10 and use as a normal internal memory, therefore, internal memory 10 recyclings that can be broken down in these part data areas.
In this embodiment, see also shown in Figure 4 again, the securing mode of address area pin A12 with the internal memory 10 of 256MBIT, can be with the power pin Vcc (VDD) of this pin A12 and this internal memory 10, earth terminal GND (Vss), address area pin A11, pin BA0 (BS0) or pin BA1 (BS1) are connected, perhaps, the address area pin A11 of this internal memory 10 and power pin Vcc (VDD), earth terminal GND (Vss), pin BA0 (BS0) or pin BA1 (BS1) are connected, the CPU (central processing unit) of computing machine only can read the address signal of 11 address area pins of this internal memory 10, and the internal memory 10 that to pick out this internal memory 10 be a 128MBIT, therefore, the address area difference can not take place and incompatible problem in its use that can cooperatively interact with the internal memory 10 of 128MBIT.
Claims (3)
1. repair the structure that breaks down in internal memory part data area for one kind, it is characterized in that, utilize a tester that a plurality of internal memories that have the part data area to break down are detected respectively, in two, save as one group again, each group internal memory just is being installed on a circuit board respectively, reverse side, make an internal memory of each group internal memory corresponding with another internal memory, again according to previous testing result, each is organized the pin of the data area of internal memory, wherein eight pins that can normally use are connected on the connectivity port pin of this circuit board in regular turn, when this circuit board being installed on the circuit board of a computing machine, the CPU (central processing unit) of this computing machine can be organized each internal memory and use as a normal internal memory.
2. repair the structure that breaks down in internal memory part data area for one kind, it is characterized in that, utilize a tester to have the internal memory of the 128MBIT that data area partly breaks down and the internal memory of 256MBIT to detect respectively with a plurality of, again to save as one group in the internal memory of a 128MBIT and the 256MBIT, each group internal memory just is being installed on a circuit board respectively, reverse side, make an internal memory of each group internal memory corresponding with another internal memory, address area pin A12 with the internal memory of 256MBIT fixes again, again according to previous testing result, each is organized the pin of the data area of internal memory, wherein eight pins that can normally use are connected on the connectivity port pin of this circuit board in regular turn, when this circuit board being installed on the circuit board of a computing machine, the CPU (central processing unit) of this computing machine can be organized each internal memory and use as a normal internal memory.
3. the structure that breaks down in reparation internal memory part as claimed in claim 2 data area, it is characterized in that, the securing mode of address area pin A12 of the internal memory of this 256MBIT, power pin Vcc (VDD) with this pin A12 and this internal memory, earth terminal GND (Vss), address area pin A11, pin BA0 (BS0) or pin BA1 (BS1) are connected, perhaps, the address area pin A11 of this internal memory and power pin Vcc (VDD), earth terminal GND (Vss), pin BA0 (BS0) or pin BA1 (BS1) are connected, the CPU (central processing unit) of computing machine only can read the address signal of 11 address area pins of this internal memory, and pick out the internal memory that saves as a 128MBIT in this, use so it can cooperatively interact with the internal memory of 128MBIT.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 03236789 CN2604732Y (en) | 2003-01-27 | 2003-01-27 | Structure for repairing faults occured at memory partial data region |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 03236789 CN2604732Y (en) | 2003-01-27 | 2003-01-27 | Structure for repairing faults occured at memory partial data region |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2604732Y true CN2604732Y (en) | 2004-02-25 |
Family
ID=34166989
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 03236789 Expired - Fee Related CN2604732Y (en) | 2003-01-27 | 2003-01-27 | Structure for repairing faults occured at memory partial data region |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN2604732Y (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109254862A (en) * | 2018-08-21 | 2019-01-22 | 奇酷互联网络科技(深圳)有限公司 | It is automatically repaired method, mobile terminal and the storage medium of DDR overturning |
-
2003
- 2003-01-27 CN CN 03236789 patent/CN2604732Y/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109254862A (en) * | 2018-08-21 | 2019-01-22 | 奇酷互联网络科技(深圳)有限公司 | It is automatically repaired method, mobile terminal and the storage medium of DDR overturning |
CN109254862B (en) * | 2018-08-21 | 2022-04-12 | 奇酷互联网络科技(深圳)有限公司 | Method for automatically repairing DDR (double data Rate) upset, mobile terminal and storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060112214A1 (en) | Method for applying downgraded DRAM to an electronic device and the electronic device thereof | |
US20020026606A1 (en) | On-chip testing circuit and method for integrated circuits | |
US4760575A (en) | IC card having fault checking function | |
CN102208204A (en) | Method and device for detecting hard disks | |
CN101236790A (en) | Chip with integrated read-only memory and built-in self-test system and its method | |
CN101499323B (en) | Memory module | |
CN111653307A (en) | Method, system, equipment and storage medium for detecting data integrity of solid state disk | |
CN101169755A (en) | Test pin free contact type CPU card test method | |
CN112000536A (en) | Memory detection method, system and related equipment | |
CN2604732Y (en) | Structure for repairing faults occured at memory partial data region | |
ATE262700T1 (en) | TWO-PORT CAM MEMORY FOR SIMULTANEOUS FLASH MEMORY OPERATION | |
CN103000226B (en) | The method of testing of defect is detected by RAM chip address pin | |
CN103165194A (en) | Method and apparatus for rapid detection of large-capacity NOR Flash | |
CN102237144A (en) | Test circuit and semiconductor memory apparatus including the same | |
CN1479207A (en) | Internal storage detecting method | |
CN103744752B (en) | A kind of online fault detection method of internal memory and device | |
CN112098770B (en) | Test method and device for dynamic coupling fault simulation in extreme environment | |
CN101441598B (en) | Data storage method | |
CN100392613C (en) | Device and method for testing communication interface card slot | |
CN110047551B (en) | SRAM input path time sequence test circuit and test method | |
CN100386739C (en) | Computer internal-memory detection method | |
CN100346296C (en) | Design method for avoiding misuse of non-ECC memory | |
CN109726040B (en) | Small-capacity OTPROM memory with fault-tolerant mechanism and fault-tolerant control method thereof | |
US6370594B1 (en) | Method for testing data pins of a parallel communication port | |
CN104979004B (en) | Data storage type flash memory optimization decoding enabled device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040225 Termination date: 20110127 |