CN2431570Y - Portable self-tuning distortion degree measurer - Google Patents

Portable self-tuning distortion degree measurer Download PDF

Info

Publication number
CN2431570Y
CN2431570Y CN 00212431 CN00212431U CN2431570Y CN 2431570 Y CN2431570 Y CN 2431570Y CN 00212431 CN00212431 CN 00212431 CN 00212431 U CN00212431 U CN 00212431U CN 2431570 Y CN2431570 Y CN 2431570Y
Authority
CN
China
Prior art keywords
pin
circuit
meet
button
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 00212431
Other languages
Chinese (zh)
Inventor
陈进民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN 00212431 priority Critical patent/CN2431570Y/en
Application granted granted Critical
Publication of CN2431570Y publication Critical patent/CN2431570Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Networks Using Active Elements (AREA)

Abstract

The utility model relates to a portable self-tuning distortion degree measurer, which comprises a casing and a distortion measuring circuit, and the distortion measuring circuit comprises a standard element circuit. The circuit comprises R1 to R19, a potentiometer W1, an A/D converter, inverters NO1 to NO6, and gates ANS1 to ANS3, analog switches K1-K7, or gates OR1-OR2 and or not gates OR1-NO1. The A/D is provided with 8 bit output, wherein, the 64 bit is connected with the input terminal of the NO1, the 2 foot of the OR2 and the 3 foot of the K7, the 32 bit is connected with the 1 foot of the K3, the input terminal of the NO2 and the 2 foot of the AN1, the 16 bit is connected with the 3 foot of the K3, the 1 foot of the K2 and the 3 foot of the AN 2, and the 8 bit is connected with the 3 foot of the K3, the 2 foot of the K2, the 1 foot of the K1 and the 1 foot of the OR1-NO1. The utility model has the advantages of high measuring precision, small size and convenient operation and carrying.

Description

Portable self-tuning distortion meter
The utility model belongs to the distortion measurement instrument of a kind of voltage, frequency.
In the debugging in electroacoustic, vibration survey and AC amplifier, voltage of signals, frequency and degree of distortion are three important parameters.
The distortion meter that adopts is manual operation at present, with BS-1 type distortion meter is example, its physical dimension is 40cm * 25cm * 20cm, weight is about 7.5kg, 13 on total switch, knob, waver, each measurement all need be regulated each knob, switch repeatedly, and measuring period is long, operates loaded down with trivial details.Though some import distortion meters have part self-tuning function, volume is huge equally.They do not have the automatic regulatory function of amplitude, its frequency tuning function also only limits to certain several fixing point commonly used, if then require other adapted one station symbol calibration signal generator to be used for balancing first-harmonic in the measured signal when needing to produce the standard sine signal to other frequency measurement, obviously, its operating process is loaded down with trivial details equally.And what they were shown all is " measurement " degree of distortion values.
The purpose of this utility model is at the problems referred to above, provides a kind of volume little, in light weight, simple to operate, easy to carry, the portable self-tuning distortion meter that measuring accuracy is high.
The purpose of this utility model realizes by following technical proposals, that is:
Portable self-tuning distortion meter comprises housing, circuit board and distortion measurement circuit.On the control panel of housing, be equiped with charactron, zeroing knob, adjusting knob, function selecting button, frequency selection button, voltage selection button, degree of distortion button.The distortion measurement circuit comprises input amplifying unit circuit, linear detection circuit, the A/D converter circuit, register circuit D, the Standardisation Cell circuit, buffer amplifier circuit, the shaping filter element circuit, the counting driving circuit, four and half display circuits, selector switch, the effective value wave filter, the A/D transducer, register, storer, selector switch, storer, the active power filtering unit, the amplitude unit, subtracter, error amplifier, linear detector, windows units, the phase residual error Discr., phase comparator, phase place fine tuning unit, amplitude residual error Discr., magnitude comparator, amplitude fine tuning unit, the function selecting button, logical block, clock unit, automatic range unit (see figure 2).Be characterized in designing unique Standardisation Cell circuit.The Standardisation Cell circuit comprises resistance R 1-R 19, potentiometer W 1, capacitor C 1, capacitor C 2, transducer A/D, reverser NO 1-NO 6, with the door AN 1-AN 3, analog switch K 1-K 7, or the door OR 1, or the door OR 2, rejection gate OR 1NO 1R 1, W 1, R 2Series connection, W 1Slip termination wave detector Z 1, Z 1Output terminal through R 3Meet transducer A/D, wherein C 1, C 2And R 3Be barricaded as π formula wave filter, can obtain level and smooth direct current signal.A/D has 8 outputs, and wherein 128 output pins meet NO 31 pin; 64 output pins meet NO 1Input end, OR 22 pin and K 73 pin; 32 output pins meet K respectively 31 pin, NO 2Input end and AN 12 pin; 16 output pins meet K respectively 33 pin, K 21 pin and AN 23 pin.8 output pins meet K respectively 33 pin, K 22 pin, K 11 pin, OR 1NO 11 pin, K 41 pin; 4 output pins meet K respectively 34 pin, K 23 pin, K 12 pin; 2 output pins meet K respectively 24 pin and K 13 pin; 1 output pin meets K 14 pin.NO 1Output termination AN 11 pin and AN 21 pin.NO 2 Output termination AN 22 pin.AN 13 pin meet OR 12 pin and K 61 pin.AN 24 pin meet OR 11 pin, OR 21 pin and K 51 pin.OR 13 pin meet OR 1 NO 12 pin and K 1, K 2, K 35 pin.OR 23 pin meet OR 1 NO 13 pin and K 1, K 2, K 36 pin.OR 1 NO 14 pin meet AN 32 pin, AN 33 pin meet K 111 pin.K 1, K 2, K 37 pin meet NO respectively 6, NO 5, NO 4Input end, NO 6, NO 5, NO 4Output terminal meet K respectively 10, K 9, K 81 pin.K 103 pin meet K 92 pin, K 93 pin meet K 82 pin.R 12, R 13, R 14, R 15Series connection.R 14Meet K 112 pin, K 102 pin and R 15R 12Meet K 83 pin, K 113 pin and F 13 pin, F 13 pin through R 10Meet F 11 pin.R 15Meet F 21 pin, and through R 16Meet F 23 pin, F 22 pin through R 17Ground connection, F 23 pin meet R 18, R 18Through R 19 Ground connection.F 12 pin through R 11Ground connection, F 11 pin through R 9Meet K respectively 7, K 6, K 5, K 42 pin, D 1Negative pole and R 4R 4Meet R 1D 2Minus earth.K 7, K 6, K 5, K 43 pin ground connection.D in the circuit 1, D 2Be the input overload protection.
Charactron in the distortion measurement circuit, zeroing button, function selecting button, frequency selector button, voltage selector button, degree of distortion selector button all are arranged on the housing, and all the other electric elements are arranged on the circuit board, and circuit board is fixed in the housing.
The utility model distortion measurement precision height has dwindled volume, and operation and easy to carry.
Fig. 1 is the schematic appearance of a kind of embodiment of the present utility model, and Fig. 2 is the block diagram of distortion measurement circuit, and Fig. 3 is an input Standardisation Cell circuit.The utility model is described in further detail below in conjunction with accompanying drawing.
Portable self-tuning distortion meter comprises housing 34, circuit board 35, zeroing button 36, adjusting knob 37, frequency selection button 38, voltage selection button 39, distortion button 40 and distortion measurement circuit.The distortion measurement circuit comprises input amplifying unit circuit 1, linear detector circuit 2, A/D converter circuit 3, register circuit 4, Standardisation Cell circuit 5, buffer amplifier circuit 6, shaping filter element circuit 7, counter driving circuit 8, four and half display circuits 9, selector switch 10, rms detector circuit 11, A/D converter circuit 12, register circuit 13, memory circuitry 14, selector switch 15, memory circuitry 16, active power filtering element circuit 17, amplitude element circuit 18, subtraction circuit 19, error amplifier circuit 20, linear detector circuit 21, windows units circuit 22, phase residual error discriminator circuit 23, phase comparator circuit 24, phase place fine tuning element circuit 25, amplitude residual error discriminator circuit 26, magnitude comparator circuit 27, amplitude fine tuning element circuit 28, function selecting button 29, logic unit circuit 30, clock unit circuit 31, automatic range element circuit 32, power supply 33.Wherein the Standardisation Cell circuit 5, comprise resistance R 1-R 19, potentiometer W 1, capacitor C 1, capacitor C 2, transducer A/D, reverser NO 1--NO 6, with the door AN 1-AN 3, analog switch K 1-K 7, or the door OR 1-OR 2, rejection gate OR 1NO 1R 1, W 1, R 2Series connection, W 1Slip termination wave detector Z 1, Z 1Output terminal through R 3Meet transducer A/D, wherein C 1, C 2And R 3Be barricaded as II formula wave filter, can obtain level and smooth direct current signal.A/D has 8 outputs, and wherein 128 output pins meet NO 31 pin; 64 output pins meet NO 1Input end, OR 22 pin and K 73 pin; 32 output pins meet K respectively 31 pin, NO 2Input end and AN 12 pin; 16 output pins meet K respectively 33 pin, K 21 pin and AN 23 pin; 8 output pins meet K respectively 33 pin, K 22 pin, K 11 pin, OR 1NO 11 pin, K 41 pin; 4 output pins meet K respectively 34 pin, K 23 pin, K 12 pin; 2 output pins meet K respectively 24 pin and K 13 pin; 1 output pin meets K 14 pin.NO 1Output termination AN 11 pin and AN 21 pin.NO 2 Output termination AN 22 pin.AN 13 pin meet OR 12 pin and K 61 pin.AN 24 pin meet OR 11 pin, OR 21 pin and K 51 pin.OR 13 pin meet OR 1 NO 12 pin and K 1, K 2, K 35 pin.OR 23 pin meet OR 1 NO 13 pin and K 1, K 2, K 36 pin.OR 1 NO 14 pin meet AN 32 pin, AN 33 pin meet K 111 pin.K 1, K 2, K 37 pin meet NO respectively 6, NO 5, NO 4Input end, NO 6, NO 5, NO 4Output terminal meet K respectively 10, K 9, K 81 pin.K 103 pin meet K 92 pin, K 93 pin meet K 82 pin.R 12, R 13, R 14, R 15Series connection.R 14Meet K 112 pin, K 102 pin and R 15R 12Meet K 83 pin, K 113 pin and wave detector F 13 pin, F 13 pin through R 10Meet F 11 pin.R 15Meet F 21 pin, and through R 16Meet F 23 pin, F 22 pin through R 17Ground connection, F 23 pin meet R 18, R 18Through R 19 Ground connection.F 12 pin through R 11Ground connection, F 11 pin through R 9Meet K respectively 7, K 6, K 5, K 42 pin, D 1Negative pole and R 4, R 4Meet R 1D 2Minus earth.K 7, K 6, K 5, K 43 pin ground connection.D in the circuit 1, D 2Be the input overload protection.
The effect of Standardisation Cell circuit is that the ac input signal with 630mV-20V is transformed into the normalized signal about 1.0V.The (see figure 3) input signal is through resistance R 1, R 2With potentiometer W 1Dividing potential drop decays to 1/10, through wave detector Z 1Detection is through capacitor C 1, C 2And resistance R 3The π formula wave filter that is barricaded as obtains level and smooth direct current signal, and it is delivered to transducer A/D, and this transducer has 8 outputs, only uses wherein 7 here, is that each sign indicating number is represented 15.7mV for its converting sensitivity of 2.0V DC voltage.When converter was exported 64 bit codes, circuit will be by the bidirectional analog K switch 7Make input signal through resistance R 4And R 8Do 1/6 decay, other is followed successively by 32 bit codes and does 1/8 decay control, and 16 bit codes are done 1/4 decay control, does 1/2 decay control for 8 yards.Respectively by analog switch K 4, K 5, K 6Realize control.In decay control " high priority " function is arranged, the high-order selection is by reverser NO 1, NO 2With with door AN 1, AN 2Finish, 64,32 noble potentials simultaneously for example, 64 can directly control analog switch K 7, but 64 by reverser NO 1, make and door AN 1Be input as low, 32 height no matter then, AN 1Output is low always, makes analog switch K 6No longer action, K 4, K 5Switch control is identical with it.When with door AN 1, AN 2Only rare one when being high or door OR 1, be output as height, work as and door AN again 1With 32 have one to be high or door OR 2Be height, if or door OR, OR 2Be when low then rejection gate OR with 8 outputs 1NO 1, be output as height, if at this moment 128 be output as low reverser NO 3Be output as height, then with door AN 3Be output as height, be and owe the range signal, and connect the bidirectional analog K switch by it 11Or door OR 1, OR 2Output can form 2 binary codings, select an analog switch K in order to control four 1, K 2And K 3OR 1For low, OR 2Be output as when high then K 332 output terminal level are changed to reverser NO 4, K 216 level is received reverser NO 5, K 18 level is received reverser NO 6, and difference control amplifier F 2Input resistance, be actually and controlled amplifier F 2Enlargement factor.Its enlargement factor depends on K switch 8, K 9, K 10, K 11State.When or the door OR 1, OR 2When output level is all low, K 3Connect 4, K 2 Connection 2, K 1Connect 1.
When with door AN 3During high level, analog switch K 11Connect, for owing range state, F 2Enlargement factor be 3.19, with K 8, K 9, K 10Connect equivalence simultaneously.
Diode D in the circuit 1, D 2Be input overload protection, R 18, R 19Be 1/2 divider resistance, signal is through F 1, F 2Twice anti-phase then output signal and input signal homophase.
For example: tested voltage is 18.8V, decays to 1880mV through 1/10, and be fed to the A/D transducer through detection, its converting sensitivity is every yard 15.7mV, and the A/D transducer is output as 120 yards then to be had
64+32+16+8=120
64 directly make analog switch K 7Connect, signal is through R 4, R 8Dividing potential drop decays to 1/16, promptly has
18800mV×1/16=1175mV
At this moment, because " high priority " makes K 4, K 5, K 6No longer connect.
Or door OR 2Because 64 bit codes and output HIGH voltage makes K 3Gating 32, K 2Gating 16, K 1Gating 8 is through reverser NO 4, NO 5, NO 6Make analog switch K 8, K 9, K 10Control end is low, and then three switches all disconnect, at this moment amplifier F 2Enlargement factor be 1.7, it is output as
1175mV×1.7=1997.5mV
Through resistance R 18, R 19Dividing potential drop is exported its signal that decays to about 1.0V, the input signal of 18.80V is converted into the output signal of 1.0V here, has finished the standardisation process of signal.

Claims (1)

1, portable self-tuning distortion meter, comprise housing (34), circuit board (35) zeroing button (36), adjusting knob (37), frequency is selected button (38), voltage is selected button (39), distortion button (40) and distortion measurement circuit, the distortion measurement circuit comprises input amplifying unit circuit (1), linear detector circuit (2), A/D converter circuit (3), register circuit (4), Standardisation Cell circuit (5), buffer amplifier circuit (6), shaping filter element circuit (7), counter driving circuit (8), four and half display circuits (9), selector switch (10), effective value filter circuit (11), A/D converter circuit (12), register circuit (13), memory circuitry (14), selector switch (15), memory circuitry (16), active power filtering element circuit (17), amplitude element circuit (18), subtraction circuit (19), error amplifier circuit (20), linear detector circuit (21), windows units circuit (22), phase residual error discriminator circuit (23), phase comparator circuit (24), phase place fine tuning element circuit (25), amplitude residual error discriminator circuit (26), magnitude comparator circuit (27), amplitude fine tuning element circuit (28), function selecting button (29), logic unit circuit (30), clock unit circuit (31), automatic range element circuit (32), power supply (33); Zeroing button (36), adjusting knob (37), frequency button (38), voltage select button (39), distortion button (40), function selection button (29), charactron (8) all to be arranged on the control panel (41) of housing (34); Other electric elements of distortion measurement circuit are arranged on the circuit board (35), and circuit board (35) is fixed in the housing (34), it is characterized in that described Standardisation Cell circuit (5), comprise resistance R 1-R 19, potentiometer W 1, capacitor C 1, capacitor C 2, transducer A/D, reverser NO 1-NO 6, with the door AN 1-AN 3, analog switch K 1-K 7, or the door OR 1-OR 2, rejection gate OR 1NO 1, R 1, W 1, R 2Series connection, W 1Slip termination wave detector Z 1, Z 1Output terminal through R 3Meet transducer A/D, wherein C 1, C 2And R 3Be barricaded as II formula wave filter, can obtain level and smooth direct current signal, A/D has 8 outputs, and wherein 128 output pins meet NO 31 pin; 64 output pins meet NO 1Input end, OR 22 pin and K 73 pin; 32 output pins meet K respectively 31 pin, NO 2Input end and AN 12 pin; 16 output pins meet K respectively 33 pin, K 21 pin and AN 23 pin; 8 output pins meet K respectively 33 pin; K 22 pin, K 11 pin, OR 1NO 11 pin, K 41 pin; 4 output pins meet K respectively 34 pin, K 23 pin, K 12 pin; 2 output pins meet K respectively 24 pin and K 13 pin; 1 output pin meets K 14 pin; NO 1Output termination AN 11 pin and AN 21 pin; NO 2Output termination AN 22 pin; AN 13 pin meet OR 12 pin and K 61 pin, AN 24 pin meet OR 11 pin, OR 21 pin and K 51 pin; OR 13 pin meet OR 1NO 12 pin and K 1, K 2, K 35 pin, OR 23 pin meet OR 1NO 13 pin and K 1, K 2, K 36 pin, OR 1NO 14 pin meet AN 32 pin, AN 33 pin meet K 111 pin, K 1, K 2, K 37 pin meet NO respectively 6, NO 5, NO 4Input end, NO 6, NO 5, NO 4Output terminal meet K respectively 10, K 9, K 81 pin, K 103 pin meet K 92 pin, K 93 pin meet K 82 pin, R 12, R 13, R 14, R 15Series connection, R 14Meet K 112 pin, K 102 pin and R 15, R 12Meet K 83 pin, K 113 pin and F 13 pin, F 13 pin through R 10Meet F 11 pin, K 15Meet F 21 pin, and through R 16Meet F 23 pin, F 22 pin through R 17Ground connection, F 23 pin meet R 18, R 18Through R 19Ground connection; F 12 pin through R 11Ground connection, F 11 pin through R 9Meet K respectively 7, K 6, K 5, K 42 pin.
CN 00212431 2000-06-27 2000-06-27 Portable self-tuning distortion degree measurer Expired - Fee Related CN2431570Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 00212431 CN2431570Y (en) 2000-06-27 2000-06-27 Portable self-tuning distortion degree measurer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 00212431 CN2431570Y (en) 2000-06-27 2000-06-27 Portable self-tuning distortion degree measurer

Publications (1)

Publication Number Publication Date
CN2431570Y true CN2431570Y (en) 2001-05-23

Family

ID=33578941

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 00212431 Expired - Fee Related CN2431570Y (en) 2000-06-27 2000-06-27 Portable self-tuning distortion degree measurer

Country Status (1)

Country Link
CN (1) CN2431570Y (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101339234B (en) * 2008-07-31 2012-05-09 国网电力科学研究院武汉南瑞有限责任公司 Portable CVT error measurement method and device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101339234B (en) * 2008-07-31 2012-05-09 国网电力科学研究院武汉南瑞有限责任公司 Portable CVT error measurement method and device

Similar Documents

Publication Publication Date Title
CN103513211B (en) Ac impedance measurement measuring device
CN102435847B (en) High-precision electrical parameter analyzer
CN2431570Y (en) Portable self-tuning distortion degree measurer
CN101950009A (en) Three-phase intelligent transformer calibrator
CN109656122A (en) High-precision pulse time interval measurement method and circuit based on phase detection discriminator and RMS conversion device
CN102353828A (en) Combination instrument for measuring single-phase voltage and single-phase current as well as measuring method thereof
CN206489218U (en) A kind of network impedance tester
CN209264832U (en) A kind of circuit exchanging charge and discharge electrical measurement capacitance by capacitor
CN201173953Y (en) Portable double-display automatic range digital megameter
CN2417478Y (en) Portable and digital type instrument for measuring power and electric energy
CN2398638Y (en) Intelligent capacitance meter
CN106597067B (en) The voltage or current measuring device and method of a kind of random waveform arbitrary point
CN108037358A (en) Microcontroller frequency testing system and method
CN115862181B (en) Chain type communication display instrument group and chain type communication method thereof
CN213517279U (en) Semi-automatic multifunctional multimeter
Zhang et al. The Fabrication of an Amplifier Nonlinear Distortion Research Device
CN218041406U (en) Remote amplitude-frequency characteristic tester
CN217279876U (en) Novel demonstration teaching ammeter based on special motor
CN203133166U (en) Novel digital frequency sweeper
CN2302523Y (en) Light pillar digital double-display mounting electricity meter
CN2254191Y (en) Light beam and digit double display installation type KWH meter
CN219715600U (en) Improved insulation resistance measuring device of coal mining machine motor
CN2254190Y (en) Light beam and digit double display installation type KWH meter
CN209673874U (en) A kind of digital multimeter of multi-mode measurement
CN213780216U (en) Simple measurement system for time-dependent parameter capacitance

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee