CN214626424U - Power management device for intelligent blackboard electric energy distribution - Google Patents

Power management device for intelligent blackboard electric energy distribution Download PDF

Info

Publication number
CN214626424U
CN214626424U CN202120515419.6U CN202120515419U CN214626424U CN 214626424 U CN214626424 U CN 214626424U CN 202120515419 U CN202120515419 U CN 202120515419U CN 214626424 U CN214626424 U CN 214626424U
Authority
CN
China
Prior art keywords
capacitor
pin
resistor
synchronous rectification
rectification chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202120515419.6U
Other languages
Chinese (zh)
Inventor
封宛昌
陈跃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Xiaoniu Electronic Technology Co ltd
Original Assignee
Jiangsu Xiaoniu Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Xiaoniu Electronic Technology Co ltd filed Critical Jiangsu Xiaoniu Electronic Technology Co ltd
Priority to CN202120515419.6U priority Critical patent/CN214626424U/en
Application granted granted Critical
Publication of CN214626424U publication Critical patent/CN214626424U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Direct Current Feeding And Distribution (AREA)

Abstract

The utility model relates to a power management device for intelligent blackboard electric energy distribution, belonging to the field of intelligent blackboards; its intelligence blackboard includes: the system comprises a power supply, an android control end connected with the power supply, and a built-in computer connected with the android control end; a power supply management module is arranged in the android control terminal; the utility model discloses increase a power management module on the power integrated circuit board of tall and erect control end inside, accomplish electric energy balance distribution as far as possible under the condition that total power does not increase, realize that maximum power fills soon; when equipment supporting PD quick charging, such as a notebook computer, a mobile phone and the like, is accessed to a large screen through a Type-C port, a power management module calculates the current power of each module in the large screen in real time, and after a floating space is reserved, the available power which can be distributed to the Type-C port is obtained; and establishing connection with the external equipment according to the PD protocol, and selecting proper charging power to charge the external equipment.

Description

Power management device for intelligent blackboard electric energy distribution
Technical Field
The utility model relates to a power management device for intelligent blackboard electric energy distribution belongs to intelligent blackboard field.
Background
The current intelligent and mobile device technology is rapidly developed, only mobile devices are popularized in work and life, convenience in life and work is brought, meanwhile, charging is also changed into a frequent requirement, and USB charging is the most popular charging mode.
The most common USB charging method is to comply with the standard USB power specification: USB3.0 provides 2.5w and USB3.0 provides 4.5 w. The charging power can only provide slow charging for small mobile devices such as mobile phones and the like, the charging time is long, and the power supply requirements of most devices cannot be met, so that various fast charging protocols, such as a PD fast protocol, are generated.
Large screen devices often require the process to dock with the mobile device, which also requires charging of the mobile device. In order to quickly charge mobile equipment or supply power to mobile equipment with relatively high power such as a notebook computer, large-screen equipment also adopts a quick-charge protocol.
However, the large-screen device is a multi-module integrated device, and comprises a plurality of modules such as a liquid crystal display, an android board card and a built-in computer, and the modules need to be powered, the power module needs to preferentially ensure that the power is supplied to the modules, and the residual electric quantity can be supplied to the quick charging interface. The power of the power supply cannot be simply increased to be supplied to the quick charging interface under the consideration of multiple aspects such as cost, heat dissipation, energy efficiency, energy conservation and the like. Therefore, the power which can be provided by the large-screen quick charging interface is very limited at present, and the practical application significance is lacked.
When the large-screen equipment works, all modules are not at the same time and are in a peak state for a long time, and large floating power remains in most time periods. This portion of the remaining floating power is not used up and provided to the fast charge interface.
SUMMERY OF THE UTILITY MODEL
Utility model purpose: the power management device for intelligent blackboard electric energy distribution is provided, and the problems are solved.
The technical scheme is as follows: a power management device for intelligent blackboard power distribution, comprising: the system comprises a power supply, an android control end connected with the power supply, and a built-in computer connected with the android control end; the android control system is characterized in that a power supply management module is arranged on a power supply board card in the android control end.
In a further embodiment, the power management module comprises: a control circuit and an output circuit.
In a further embodiment, the control circuit comprises: the synchronous rectification circuit comprises a synchronous rectification chip U3, a field effect transistor U1, a field effect transistor U4, a resistor R1, a resistor R2, a resistor R3, a capacitor C1, a capacitor C2, a resistor R4, a resistor R5, an LED diode D1, a capacitor C6, a capacitor C9, an LED diode D4, a resistor R12, a capacitor C17, a capacitor C18, a capacitor C11, a resistor R11, a capacitor C15, a capacitor C3, a capacitor C4, an electrolytic capacitor EC1, a capacitor C12, a capacitor C13, an electrolytic capacitor EC2 and a fuse F1;
wherein, pin No. 29 of the synchronous rectification chip U3 is connected with the cathode of the LED diode D1 and grounded, the anode of the LED diode D1 is connected with one end of the resistor R5, the other end of the resistor R5 is connected with one end of the resistor R4 and voltage is input, pin No. 26 of the synchronous rectification chip U3 is connected with one end of the resistor R4, pin No. 25 of the synchronous rectification chip U3 is simultaneously connected with one end of the capacitor C1 and one end of the capacitor C2, the other end of the capacitor C2 is connected with one end of the resistor R1, the other end of the resistor R1 is connected with the other end of the capacitor C1 and grounded, pin No. 1 of the synchronous rectification chip U3 is connected with one end of the capacitor C6, pin No. 2 of the synchronous rectification chip U3 is connected with the other end of the capacitor C9, the other end of the capacitor C6 is connected with the other end of the capacitor C9 and grounded, a pin 5 of the synchronous rectification chip U3 is connected to a cathode of the LED diode D4, an anode of the LED diode D4 is connected to one end of the resistor R12, a voltage is input to the other end of the resistor R12, a pin 12 of the synchronous rectification chip U3 is connected to one end of the capacitor C17, a pin 14 of the synchronous rectification chip U3 is connected to the other end of the capacitor C18, the other end of the capacitor C17 is connected to the other end of the capacitor C18 and grounded, a pin 13 of the synchronous rectification chip U3 is grounded, a pin 24 of the synchronous rectification chip U3 is connected to one end of the resistor R3, the other end of the resistor R3 is connected to one end of the resistor R2, the other end of the resistor R2 is grounded, a pin 15 of the synchronous rectification chip U3 is connected to one end of the capacitor C11, a pin 18 of the synchronous rectification chip 3 is connected to the other end of the capacitor C11 at the same time as the other end of the capacitor C11, Pins 5, 6, 7 and 8 of the field effect transistor U4, pins 1, 2 and 3 of the field effect transistor U1, one end of the resistor R11 and one end of the inductor L1 are connected, pin 4 of the field effect transistor U4 is connected with pin 16 of the synchronous rectification chip U3, pin 4 of the field effect transistor U1 is connected with pin 17 of the synchronous rectification chip U3, pin 1, 2 and 3 of the field effect transistor U4 are connected and grounded, pin 19 of the synchronous rectification chip U3 is connected with pin 5, 6, 7 and 8 of the field effect transistor U1, one end of the capacitor C3, one end of the capacitor C4, the anode of the electrolytic capacitor EC1 and one end of the fuse F1, the cathode of the electrolytic capacitor EC1 is connected with the other end of the capacitor C4 and the other end of the capacitor C3 and grounded, and the other end of the fuse F1 is connected with an interface, the other end of the resistor R11 is connected with one end of the capacitor C15, the other end of the capacitor C15 is grounded, the other end of the inductor L1 is simultaneously connected with one end of the capacitor C12, one end of the capacitor C13 and the anode of the electrolytic capacitor EC2 to output voltage, and the cathode of the electrolytic capacitor EC2 is simultaneously connected with the other end of the capacitor C13 and the other end of the capacitor C12 to be grounded.
In a further embodiment, the output circuit comprises: a capacitor C7, a resistor R9, a capacitor C16, a resistor R14, a capacitor C14, a capacitor C20, a power supply transformer U2, a power supply transformer U5, a capacitor C10, a capacitor C19, an interface J1, an interface J2 and an inductor L1;
wherein, one end of the resistor R9 is connected to one end of the capacitor C7 and inputs a voltage, the pin No. 2 and the pin No. 5 of the power supply transformer U2 are connected to one end of the capacitor C14, the other end of the resistor R9 is connected to the other end of the capacitor C7, the other end of the capacitor C14 is grounded, the pin No. 6 and the pin No. 4 of the power supply transformer U2 are connected to the pin No. 22 of the synchronous rectification chip U3, the pin No. 1 and the pin No. 3 of the power supply transformer U2 are connected to one end of the capacitor C10 and the pin B4/a9 of the interface J1, the other end of the capacitor C10 is grounded, one end of the resistor R14 is connected to one end of the capacitor C16 and inputs a voltage, the pin No. 2 of the power supply transformer U5 is connected to the pin No. 5 and is connected to one end of the capacitor C20, the other end of the resistor R14 and the other end of the capacitor C16, the other end of the capacitor C20 is grounded, the pin No. 6 and the pin No. 4 of the power supply transformer U5 are connected to the pin No. 23 of the synchronous rectification chip U3, the pin No. 1 and the pin No. 3 of the power supply transformer U5 are connected to one end of the capacitor C19 and the pin No. 1 of the interface J2, the other end of the capacitor C19 is grounded, the pin B1/a12 of the interface J1 is grounded, the pin B5 of the interface J1 is connected to the pin No. 1 of the synchronous rectification chip U3, the pin B6 of the interface J1 is connected to the pin No. 3 of the synchronous rectification chip U3, the pin a7 of the interface J1 is connected to the pin No. 4 of the synchronous rectification chip U3, the pin A6 of the interface J1 is connected to the pin No. 3 of the synchronous rectification chip U3, and the pin B8658 of the interface J6867 is connected to the pin No. 3 of the synchronous rectification chip U36 1, the pin B9/A4 of the interface J1 is connected with the pin 11 of the synchronous rectification chip U3, the pin B12/A1 of the interface J1 is grounded, the pin 2 of the interface J2 is connected with the pin 28 of the synchronous rectification chip U3, the pin 3 of the interface J2 is connected with the pin 26 of the synchronous rectification chip U3, the pin 4 of the interface J2 is connected with the pin 27 of the synchronous rectification chip U3, and the pins 5, 6, 7, 8 and 9 of the interface J2 are grounded.
Has the advantages that: the utility model discloses increase a power management module on the power integrated circuit board of tall and erect control end inside, accomplish electric energy balance distribution as far as possible under the condition that total power does not increase, realize that maximum power fills soon; when equipment supporting PD quick charging, such as a notebook computer, a mobile phone and the like, is accessed to a large screen through a Type-C port, a power management module calculates the current power of each module in the large screen in real time, and after a floating space is reserved, the available power which can be distributed to the Type-C port is obtained; and establishing connection with the external equipment according to the PD protocol, and selecting proper charging power to charge the external equipment.
Drawings
Fig. 1 is a circuit diagram of the power management module of the present invention.
Fig. 2 is a control circuit diagram of the present invention.
Fig. 3 is an output circuit diagram of the present invention.
Fig. 4 is a working block diagram of the power management module of the present invention.
Detailed Description
In the following description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without one or more of these details; in other instances, well-known features have not been described in order to avoid obscuring the present invention.
A power management device for intelligent blackboard power distribution, comprising: the power, with the tall and erect control end of ann that the power is connected, and with the built-in computer of tall and erect control end of ann.
And a power supply management module is arranged on the power supply board card in the android control end.
As shown in fig. 1, the power management module includes: a control circuit and an output circuit.
As shown in fig. 2, the control circuit includes: the synchronous rectification circuit comprises a synchronous rectification chip U3, a field effect transistor U1, a field effect transistor U4, a resistor R1, a resistor R2, a resistor R3, a capacitor C1, a capacitor C2, a resistor R4, a resistor R5, an LED diode D1, a capacitor C6, a capacitor C9, an LED diode D4, a resistor R12, a capacitor C17, a capacitor C18, a capacitor C11, a resistor R11, a capacitor C15, a capacitor C3, a capacitor C4, an electrolytic capacitor EC1, a capacitor C12, a capacitor C13, an electrolytic capacitor EC2 and a fuse F1;
wherein, pin No. 29 of the synchronous rectification chip U3 is connected with the cathode of the LED diode D1 and grounded, the anode of the LED diode D1 is connected with one end of the resistor R5, the other end of the resistor R5 is connected with one end of the resistor R4 and voltage is input, pin No. 26 of the synchronous rectification chip U3 is connected with one end of the resistor R4, pin No. 25 of the synchronous rectification chip U3 is simultaneously connected with one end of the capacitor C1 and one end of the capacitor C2, the other end of the capacitor C2 is connected with one end of the resistor R1, the other end of the resistor R1 is connected with the other end of the capacitor C1 and grounded, pin No. 1 of the synchronous rectification chip U3 is connected with one end of the capacitor C6, pin No. 2 of the synchronous rectification chip U3 is connected with the other end of the capacitor C9, the other end of the capacitor C6 is connected with the other end of the capacitor C9 and grounded, a pin 5 of the synchronous rectification chip U3 is connected to a cathode of the LED diode D4, an anode of the LED diode D4 is connected to one end of the resistor R12, a voltage is input to the other end of the resistor R12, a pin 12 of the synchronous rectification chip U3 is connected to one end of the capacitor C17, a pin 14 of the synchronous rectification chip U3 is connected to the other end of the capacitor C18, the other end of the capacitor C17 is connected to the other end of the capacitor C18 and grounded, a pin 13 of the synchronous rectification chip U3 is grounded, a pin 24 of the synchronous rectification chip U3 is connected to one end of the resistor R3, the other end of the resistor R3 is connected to one end of the resistor R2, the other end of the resistor R2 is grounded, a pin 15 of the synchronous rectification chip U3 is connected to one end of the capacitor C11, a pin 18 of the synchronous rectification chip 3 is connected to the other end of the capacitor C11 at the same time as the other end of the capacitor C11, Pins 5, 6, 7 and 8 of the field effect transistor U4, pins 1, 2 and 3 of the field effect transistor U1, one end of the resistor R11 and one end of the inductor L1 are connected, pin 4 of the field effect transistor U4 is connected with pin 16 of the synchronous rectification chip U3, pin 4 of the field effect transistor U1 is connected with pin 17 of the synchronous rectification chip U3, pin 1, 2 and 3 of the field effect transistor U4 are connected and grounded, pin 19 of the synchronous rectification chip U3 is connected with pin 5, 6, 7 and 8 of the field effect transistor U1, one end of the capacitor C3, one end of the capacitor C4, the anode of the electrolytic capacitor EC1 and one end of the fuse F1, the cathode of the electrolytic capacitor EC1 is connected with the other end of the capacitor C4 and the other end of the capacitor C3 and grounded, and the other end of the fuse F1 is connected with an interface, the other end of the resistor R11 is connected with one end of the capacitor C15, the other end of the capacitor C15 is grounded, the other end of the inductor L1 is simultaneously connected with one end of the capacitor C12, one end of the capacitor C13 and the anode of the electrolytic capacitor EC2 to output voltage, and the cathode of the electrolytic capacitor EC2 is simultaneously connected with the other end of the capacitor C13 and the other end of the capacitor C12 to be grounded.
As shown in fig. 3, the output circuit includes: a capacitor C7, a resistor R9, a capacitor C16, a resistor R14, a capacitor C14, a capacitor C20, a power supply transformer U2, a power supply transformer U5, a capacitor C10, a capacitor C19, an interface J1, an interface J2 and an inductor L1;
wherein, one end of the resistor R9 is connected to one end of the capacitor C7 and inputs a voltage, the pin No. 2 and the pin No. 5 of the power supply transformer U2 are connected to one end of the capacitor C14, the other end of the resistor R9 is connected to the other end of the capacitor C7, the other end of the capacitor C14 is grounded, the pin No. 6 and the pin No. 4 of the power supply transformer U2 are connected to the pin No. 22 of the synchronous rectification chip U3, the pin No. 1 and the pin No. 3 of the power supply transformer U2 are connected to one end of the capacitor C10 and the pin B4/a9 of the interface J1, the other end of the capacitor C10 is grounded, one end of the resistor R14 is connected to one end of the capacitor C16 and inputs a voltage, the pin No. 2 of the power supply transformer U5 is connected to the pin No. 5 and is connected to one end of the capacitor C20, the other end of the resistor R14 and the other end of the capacitor C16, the other end of the capacitor C20 is grounded, the pin No. 6 and the pin No. 4 of the power supply transformer U5 are connected to the pin No. 23 of the synchronous rectification chip U3, the pin No. 1 and the pin No. 3 of the power supply transformer U5 are connected to one end of the capacitor C19 and the pin No. 1 of the interface J2, the other end of the capacitor C19 is grounded, the pin B1/a12 of the interface J1 is grounded, the pin B5 of the interface J1 is connected to the pin No. 1 of the synchronous rectification chip U3, the pin B6 of the interface J1 is connected to the pin No. 3 of the synchronous rectification chip U3, the pin a7 of the interface J1 is connected to the pin No. 4 of the synchronous rectification chip U3, the pin A6 of the interface J1 is connected to the pin No. 3 of the synchronous rectification chip U3, and the pin B8658 of the interface J6867 is connected to the pin No. 3 of the synchronous rectification chip U36 1, the pin B9/A4 of the interface J1 is connected with the pin 11 of the synchronous rectification chip U3, the pin B12/A1 of the interface J1 is grounded, the pin 2 of the interface J2 is connected with the pin 28 of the synchronous rectification chip U3, the pin 3 of the interface J2 is connected with the pin 26 of the synchronous rectification chip U3, the pin 4 of the interface J2 is connected with the pin 27 of the synchronous rectification chip U3, and the pins 5, 6, 7, 8 and 9 of the interface J2 are grounded.
In one embodiment, the large-screen device only has one signal display, that is, a user does not use a built-in computer when using an external notebook, the built-in computer enters a low power consumption state when not in operation, and some modules only running under an android system also enter a standby state, so that more power can be provided for the quick charging interface, and the quick charging efficiency is ensured.
In one embodiment, when the user switches to the built-in computer for use or operates other modules, the consumed power of the large screen is increased, the power management module reestablishes the PD connection with the external device, and selects an appropriate charging power. Thereby ensuring the normal operation of the large screen.
In one embodiment, when the power supply can not meet the minimum requirement of the built-in computer, the power management module sends a command to enable the built-in computer to enter a sleep state, the minimum power is reserved to meet the sleep requirement, and data on the built-in computer can not be lost.
In one embodiment, when the internal computer and the external device are in a high-power working state at the same time and the total power is not enough to be distributed, the working requirement of the internal computer is preferentially met.
The working principle is as follows: when the intelligent blackboard works, the electric energy is distributed in a balanced manner under the condition that the total power is not increased, and the maximum power quick charging is realized; when equipment supporting PD quick charging, such as a notebook computer, a mobile phone and the like, is accessed to a large screen through a Type-C port, a power management module calculates the current power of each module in the large screen in real time, and after a floating space is reserved, the available power which can be distributed to the Type-C port is obtained; establishing connection with the external equipment according to the PD protocol, and selecting proper charging power to charge the external equipment;
the working voltage is divided by the resistor R4 and the resistor R5 and input into the synchronous rectification chip U3, and the LED diode D1 is powered to turn on green light, meanwhile, the synchronous rectification chip U3 is matched with internal working components to carry out corresponding rectification and filtering work, meanwhile, when charging is needed, the voltage is output through the No. 18 pin of the synchronous rectification chip U3, and at the moment, the electric energy of the voltage input field effect tube U1 and the field effect tube U4 is distributed in a balanced manner, the working voltage is respectively input into the field effect tube U1 and the field effect tube U4 through a pin No. 17 and a pin No. 16 of the synchronous rectification chip U3 to supply power for the mechanical energy of the field effect tube U1 and the field effect tube U4, the voltage is distributed to an output circuit by the field effect tube U1, the field effect tube U4 and the synchronous rectification chip U3, the filter is stably output to a computer (notebook) interface through a capacitor C3, a capacitor C4 and an electrolytic capacitor EC 1; the capacitor C12, the capacitor C13 and the electrolytic capacitor EC2 are output to the output circuit;
the output circuit carries out two-path input of charging voltage according to different interfaces, controls the size of the input voltage through the power supply voltage U2 and the power supply voltage U5, and can effectively restrain the peak voltage through a peak voltage branch circuit formed by the capacitor C7, the resistor R9, the capacitor C16 and the resistor R14, so that the charging efficiency is ensured, and the output charging voltage is respectively input into the interface J1 (Type-C) and the interface J2 (Type-C).
The preferred embodiments of the present invention have been described in detail with reference to the accompanying drawings, however, the present invention is not limited to the details of the above embodiments, and the technical concept of the present invention can be modified to perform various equivalent transformations, which all belong to the protection scope of the present invention.

Claims (2)

1. A power management device for intelligent blackboard electric energy distribution, its intelligent blackboard includes: the system comprises a power supply, an android control end connected with the power supply, and a built-in computer connected with the android control end; the android system is characterized in that a power supply board card in the android control end is provided with a power supply management module;
the power management module includes: a control circuit and an output circuit;
the control circuit includes: the synchronous rectification circuit comprises a synchronous rectification chip U3, a field effect transistor U1, a field effect transistor U4, a resistor R1, a resistor R2, a resistor R3, a capacitor C1, a capacitor C2, a resistor R4, a resistor R5, an LED diode D1, a capacitor C6, a capacitor C9, an LED diode D4, a resistor R12, a capacitor C17, a capacitor C18, a capacitor C11, a resistor R11, a capacitor C15, a capacitor C3, a capacitor C4, an electrolytic capacitor EC1, a capacitor C12, a capacitor C13, an electrolytic capacitor EC2 and a fuse F1;
wherein, pin No. 29 of the synchronous rectification chip U3 is connected with the cathode of the LED diode D1 and grounded, the anode of the LED diode D1 is connected with one end of the resistor R5, the other end of the resistor R5 is connected with one end of the resistor R4 and voltage is input, pin No. 26 of the synchronous rectification chip U3 is connected with one end of the resistor R4, pin No. 25 of the synchronous rectification chip U3 is simultaneously connected with one end of the capacitor C1 and one end of the capacitor C2, the other end of the capacitor C2 is connected with one end of the resistor R1, the other end of the resistor R1 is connected with the other end of the capacitor C1 and grounded, pin No. 1 of the synchronous rectification chip U3 is connected with one end of the capacitor C6, pin No. 2 of the synchronous rectification chip U3 is connected with the other end of the capacitor C9, the other end of the capacitor C6 is connected with the other end of the capacitor C9 and grounded, a pin 5 of the synchronous rectification chip U3 is connected to a cathode of the LED diode D4, an anode of the LED diode D4 is connected to one end of the resistor R12, a voltage is input to the other end of the resistor R12, a pin 12 of the synchronous rectification chip U3 is connected to one end of the capacitor C17, a pin 14 of the synchronous rectification chip U3 is connected to the other end of the capacitor C18, the other end of the capacitor C17 is connected to the other end of the capacitor C18 and grounded, a pin 13 of the synchronous rectification chip U3 is grounded, a pin 24 of the synchronous rectification chip U3 is connected to one end of the resistor R3, the other end of the resistor R3 is connected to one end of the resistor R2, the other end of the resistor R2 is grounded, a pin 15 of the synchronous rectification chip U3 is connected to one end of the capacitor C11, a pin 18 of the synchronous rectification chip 3 is connected to the other end of the capacitor C11 at the same time as the other end of the capacitor C11, Pins 5, 6, 7 and 8 of the field effect transistor U4, pins 1, 2 and 3 of the field effect transistor U1, one end of the resistor R11 and one end of the inductor L1 are connected, pin 4 of the field effect transistor U4 is connected with pin 16 of the synchronous rectification chip U3, pin 4 of the field effect transistor U1 is connected with pin 17 of the synchronous rectification chip U3, pin 1, 2 and 3 of the field effect transistor U4 are connected and grounded, pin 19 of the synchronous rectification chip U3 is connected with pin 5, 6, 7 and 8 of the field effect transistor U1, one end of the capacitor C3, one end of the capacitor C4, the anode of the electrolytic capacitor EC1 and one end of the fuse F1, the cathode of the electrolytic capacitor EC1 is connected with the other end of the capacitor C4 and the other end of the capacitor C3 and grounded, and the other end of the fuse F1 is connected with an interface, the other end of the resistor R11 is connected with one end of the capacitor C15, the other end of the capacitor C15 is grounded, the other end of the inductor L1 is simultaneously connected with one end of the capacitor C12, one end of the capacitor C13 and the anode of the electrolytic capacitor EC2 to output voltage, and the cathode of the electrolytic capacitor EC2 is simultaneously connected with the other end of the capacitor C13 and the other end of the capacitor C12 to be grounded.
2. The power management device for intelligent blackboard power distribution according to claim 1, wherein the output circuit includes: a capacitor C7, a resistor R9, a capacitor C16, a resistor R14, a capacitor C14, a capacitor C20, a power supply transformer U2, a power supply transformer U5, a capacitor C10, a capacitor C19, an interface J1, an interface J2 and an inductor L1;
wherein, one end of the resistor R9 is connected to one end of the capacitor C7 and inputs a voltage, the pin No. 2 and the pin No. 5 of the power supply transformer U2 are connected to one end of the capacitor C14, the other end of the resistor R9 is connected to the other end of the capacitor C7, the other end of the capacitor C14 is grounded, the pin No. 6 and the pin No. 4 of the power supply transformer U2 are connected to the pin No. 22 of the synchronous rectification chip U3, the pin No. 1 and the pin No. 3 of the power supply transformer U2 are connected to one end of the capacitor C10 and the pin B4/a9 of the interface J1, the other end of the capacitor C10 is grounded, one end of the resistor R14 is connected to one end of the capacitor C16 and inputs a voltage, the pin No. 2 of the power supply transformer U5 is connected to the pin No. 5 and is connected to one end of the capacitor C20, the other end of the resistor R14 and the other end of the capacitor C16, the other end of the capacitor C20 is grounded, the pin No. 6 and the pin No. 4 of the power supply transformer U5 are connected to the pin No. 23 of the synchronous rectification chip U3, the pin No. 1 and the pin No. 3 of the power supply transformer U5 are connected to one end of the capacitor C19 and the pin No. 1 of the interface J2, the other end of the capacitor C19 is grounded, the pin B1/a12 of the interface J1 is grounded, the pin B5 of the interface J1 is connected to the pin No. 1 of the synchronous rectification chip U3, the pin B6 of the interface J1 is connected to the pin No. 3 of the synchronous rectification chip U3, the pin a7 of the interface J1 is connected to the pin No. 4 of the synchronous rectification chip U3, the pin A6 of the interface J1 is connected to the pin No. 3 of the synchronous rectification chip U3, and the pin B8658 of the interface J6867 is connected to the pin No. 3 of the synchronous rectification chip U36 1, the pin B9/A4 of the interface J1 is connected with the pin 11 of the synchronous rectification chip U3, the pin B12/A1 of the interface J1 is grounded, the pin 2 of the interface J2 is connected with the pin 28 of the synchronous rectification chip U3, the pin 3 of the interface J2 is connected with the pin 26 of the synchronous rectification chip U3, the pin 4 of the interface J2 is connected with the pin 27 of the synchronous rectification chip U3, and the pins 5, 6, 7, 8 and 9 of the interface J2 are grounded.
CN202120515419.6U 2021-03-11 2021-03-11 Power management device for intelligent blackboard electric energy distribution Active CN214626424U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202120515419.6U CN214626424U (en) 2021-03-11 2021-03-11 Power management device for intelligent blackboard electric energy distribution

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202120515419.6U CN214626424U (en) 2021-03-11 2021-03-11 Power management device for intelligent blackboard electric energy distribution

Publications (1)

Publication Number Publication Date
CN214626424U true CN214626424U (en) 2021-11-05

Family

ID=78394382

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202120515419.6U Active CN214626424U (en) 2021-03-11 2021-03-11 Power management device for intelligent blackboard electric energy distribution

Country Status (1)

Country Link
CN (1) CN214626424U (en)

Similar Documents

Publication Publication Date Title
CN202872406U (en) Interface multiplexing circuit and mobile terminal
CN102339405B (en) Data card
CN103580255A (en) Quick charging terminal
CN103699201A (en) Multifunctional power-on circuit and Bluetooth product
CN203643943U (en) Multifunctional starting circuit and Bluetooth product
CN203734663U (en) Bluetooth matching circuit based on NFC
CN202421996U (en) Power supply control circuit
CN214626424U (en) Power management device for intelligent blackboard electric energy distribution
CN204967314U (en) External device listens circuit and electron device
CN114815978B (en) Docking station and method for improving compatibility of docking station equipment
CN108448748A (en) A kind of Energy Management System
CN211790827U (en) Power supply circuit and power supply device
CN213751063U (en) Control device of serial communication bus and electronic equipment
CN205103859U (en) Low -power consumption IC card read/write devices based on bluetooth BLE technique
CN201298200Y (en) Power supply integrated system of intelligent computer
CN204229341U (en) Processor state conversion equipment and portable power source
CN112803525A (en) Electronic device and charging control method thereof
CN208623661U (en) A kind of super low-power consumption nbiot- serial ports transparent transmission conversion module
CN201075857Y (en) Sheath with solar energy charger unit
CN204130180U (en) A kind of memory device with wireless routing function
CN214100884U (en) Portable energy storage equipment of modularization
CN213125633U (en) Treasured charges of modular design
CN216056804U (en) Multi-power supply cooperative control power circuit
CN217305816U (en) MXM display card electric energy control device
CN212392696U (en) Configuration debugging device for information-based wireless instrument

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of utility model: A Power Management Device for Intelligent Blackboard Energy Distribution

Granted publication date: 20211105

Pledgee: Bank of Nanjing Co.,Ltd. Jiangning sub branch

Pledgor: Jiangsu Xiaoniu Electronic Technology Co.,Ltd.

Registration number: Y2024980004310