CN213716480U - Display panel's ageing detection circuitry, display panel and display device - Google Patents
Display panel's ageing detection circuitry, display panel and display device Download PDFInfo
- Publication number
- CN213716480U CN213716480U CN202022733176.1U CN202022733176U CN213716480U CN 213716480 U CN213716480 U CN 213716480U CN 202022733176 U CN202022733176 U CN 202022733176U CN 213716480 U CN213716480 U CN 213716480U
- Authority
- CN
- China
- Prior art keywords
- circuit
- resistor
- display panel
- power supply
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model discloses a display panel's ageing detection circuitry, display panel and display device, ageing detection circuitry sets up in display panel, include: the circuit comprises a voltage sensor, a comparison circuit, a clock circuit and a gate circuit; the comparison circuit is connected with the voltage sensor and the external reference power supply, compares a first working voltage of the display panel collected by the voltage sensor with a reference voltage provided by the external reference power supply to obtain a first signal and outputs the first signal; the clock circuit is used for detecting the picture display time of the display panel to obtain a second signal and outputting the second signal; the gate circuit is connected with the comparison circuit and the clock circuit, receives the first signal and the second signal for processing, and outputs a third signal. Through implementing the utility model discloses, can realize display panel's aging testing including display time and operating voltage isoparametric, the aging testing condition of having avoided personnel's executive power problem to lead to probably sets up unreasonable technical problem.
Description
Technical Field
The utility model relates to a show technical field, concretely relates to display panel's ageing detection circuitry, display panel and display device.
Background
The Organic light Emitting display displays images by using Organic Light Emitting Diodes (OLEDs), is an active light Emitting display, has a display mode different from that of a conventional Thin Film Transistor liquid crystal display (TFT-LCD), does not need a backlight, and has many advantages of high contrast, fast response speed, light weight, and the like. Therefore, the organic light emitting display is known as a new generation display that can replace the thin film transistor liquid crystal display.
In general, each pixel of an organic light emitting display includes an OLED device and a pixel driving circuit for driving the OLED device to emit light. Even if the same current flows after the OLED device is aged, the luminous brightness of the OLED device is reduced compared with that of a new pixel, and the response curve of the aged OLED device corresponding to the pixel driving circuit is changed. As the use time increases, the material characteristics of the OLED device gradually deteriorate, resulting in a continuous decrease in the luminance of the pixel. Also, since OLED materials used for a plurality of sub-pixels of each pixel are different, the decay rate of luminance may also be inconsistent, thereby causing a shift in white balance of the organic light emitting display.
Therefore, the existing organic light emitting display is usually subjected to aging treatment before leaving the factory, and defective products are screened out in advance, but due to the problem of personnel execution force, whether the aging test condition of the display module is reasonable or not is judged by no effective means.
SUMMERY OF THE UTILITY MODEL
In view of this, the utility model provides a display panel's ageing testing circuit, display panel and display device to solve and do not have effective means to judge whether display module assembly passes through ageing tests.
The embodiment of the utility model provides a first aspect provides a display panel's ageing detection circuit, ageing detection circuit sets up in the display panel, ageing detection circuit includes: the circuit comprises a voltage sensor, a comparison circuit, a clock circuit and a gate circuit; the comparison circuit is connected with the voltage sensor and an external reference power supply and is used for receiving a first working voltage of the display panel collected by the voltage sensor and comparing the first working voltage with a reference voltage provided by the external reference power supply to obtain a first signal and outputting the first signal; the clock circuit is used for detecting the picture display time of the display panel to obtain a second signal and outputting the second signal; the gate circuit is connected with the comparison circuit and the clock circuit, receives the first signal and the second signal for processing, and outputs a third signal.
Optionally, the aging detection circuit of the display panel further includes: and the storage circuit is connected with the gate circuit and is used for receiving and storing the third signal output by the gate circuit.
Optionally, the comparison circuit comprises: the voltage sensor comprises a comparator, a first resistor and a second resistor, wherein one end of the first resistor is connected with an external reference power supply, the other end of the first resistor is connected with a first input end of the comparator, one end of the second resistor is connected with the voltage sensor, and the other end of the second resistor is connected with a second input end of the comparator.
Optionally, the gate circuit comprises: and the comparison circuit is connected with a first input end of the AND circuit, and the clock circuit is connected with a second input end of the AND circuit.
Optionally, the clock circuit comprises: the display panel comprises a timing circuit and a NOT circuit, wherein one end of the timing circuit is connected with a pixel driving circuit of the display panel, the other end of the timing circuit is connected with the input end of the NOT circuit, and the output end of the NOT circuit is connected with the gate circuit.
Optionally, the timing circuit comprises: an operational amplifier and a timer chip.
Optionally, the timing circuit further comprises: a third resistor, a fourth resistor, a fifth resistor, a sixth resistor, a seventh resistor, a first capacitor and a second capacitor, wherein one end of the third resistor is connected to the first power supply of the pixel circuit of the display panel, the other end of the third resistor is connected to one end of the fourth resistor, one end of the fifth resistor and the discharge end of the timer chip, the other end of the fourth resistor is connected to the second power supply of the pixel circuit of the display panel, the other end of the fifth resistor is connected to one end of the sixth resistor and one end of the seventh resistor, the other end of the sixth resistor is connected to the inverting terminal of the operational amplifier, the output terminal of the operational amplifier, the low trigger terminal of the timer chip and the high trigger terminal of the timer chip, the other end of the seventh resistor is connected to one end of the first capacitor and the in-phase terminal of the operational amplifier, the negative power supply end of the operational amplifier is connected with the ground end of the timer chip, the other end of the first capacitor and one end of the second capacitor and is grounded, the positive power supply end of the operational amplifier is connected with the zero clearing end of the timer chip, the power supply end of the timer chip and an external power supply, the other end of the second capacitor is connected with the control voltage end of the timer chip, and the output end of the timer chip is connected with the inverter circuit.
Optionally, the timing circuit further comprises: the timer chip comprises a first diode, a second diode and an eighth resistor, wherein the first diode is connected between a first power supply and a third resistor, the anode of the first diode is connected with the first power supply, the cathode of the first diode is connected with one end of the third resistor, the second diode is connected between the second power supply and the fourth resistor, the anode of the second diode is connected with the second power supply, the cathode of the second diode is connected with one end of the fourth resistor, and the eighth resistor is connected between the output end of the timer chip and the non-circuit.
The embodiment of the utility model provides a second aspect provides a display panel, include: pixel circuit, pixel drive circuit and the utility model provides an in the first aspect and the first aspect any the ageing detection circuit of the embodiment, pixel drive circuit connects the pixel circuit for drive the pixel circuit shows; the aging detection circuit is connected with the pixel driving circuit, and the aging detection circuit and the pixel circuit work simultaneously and are used for detecting the aging of the display panel.
The embodiment of the utility model provides a third aspect provides a display device, include: an apparatus body; the display panel according to the third aspect of the embodiment of the present invention covers the device body.
The utility model discloses technical scheme has following advantage:
the utility model discloses technical scheme provides a display panel's aging detection circuit, display panel and display device through setting up simple circuits such as voltage sensor, comparator, clock circuit and gate circuit, can realize display panel's aging testing including display time and operating voltage isoparametric. And the aging detection circuit is integrated in the display panel, so that the display panel can automatically complete aging test while driving display, and the technical problem that the aging test condition is possibly set unreasonably due to the problem of personnel execution force is solved.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the technical solutions in the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a block diagram of an aging detection circuit of a display panel according to an embodiment of the present invention;
fig. 2 is a block diagram of an aging detection circuit of a display panel according to another embodiment of the present invention;
fig. 3 is a schematic structural diagram of an aging detection circuit of a display panel according to an embodiment of the present invention;
fig. 4 is a block diagram of a display panel according to an embodiment of the present invention.
Detailed Description
As described in the background art, the existing organic light emitting display needs to be subjected to a burn-in test before being shipped from a factory. According to the known Bathtub curve theory (Bathtub curve), the display module with problems can be enabled to find problems in the early stage or aging in a factory as much as possible, and the probability of delivering the problem products to the hands of users is reduced. Therefore, defective products are often screened out in advance through aging tests in a factory, but due to the problem of personnel execution force, whether the display module is subjected to the aging tests or whether the aging conditions are reasonable or not is judged by an effective means, misleading is brought to quality judgment of displays which do not leave a factory, and the problem of quality omission risk exists.
On this basis, the embodiment of the utility model provides a display panel's ageing detection circuitry, ageing detection circuitry sets up in the display panel, ageing detection circuitry includes: the circuit comprises a voltage sensor, a comparison circuit, a clock circuit and a gate circuit; the comparison circuit is connected with the voltage sensor and an external reference power supply and is used for receiving a first working voltage of the display panel collected by the voltage sensor and comparing the first working voltage with a reference voltage provided by the external reference power supply to obtain a first signal and outputting the first signal; the clock circuit is used for detecting the picture display time of the display panel to obtain a second signal and outputting the second signal; the gate circuit is connected with the comparison circuit and the clock circuit, receives the first signal and the second signal for processing, and outputs a third signal.
The technical solution of the present invention will be described clearly and completely with reference to the accompanying drawings, and obviously, the described embodiments are some, but not all embodiments of the present invention. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
In the description of the present invention, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", and the like indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings, and are only for convenience of description and simplification of description, but do not indicate or imply that the device or element referred to must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present invention. Furthermore, the terms "first," "second," and "third" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
In the description of the present invention, it is to be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be, for example, fixedly connected, detachably connected, or integrally connected; can be mechanically or electrically connected; the two elements may be directly connected or indirectly connected through an intermediate medium, or may be communicated with each other inside the two elements, or may be wirelessly connected or wired connected. The specific meaning of the above terms in the present invention can be understood in specific cases to those skilled in the art.
Furthermore, the technical features mentioned in the different embodiments of the invention described below can be combined with each other as long as they do not conflict with each other.
The embodiment of the utility model provides a display panel's ageing detection circuitry, as shown in FIG. 1, ageing detection circuitry sets up in display panel, and ageing detection circuitry includes: a voltage sensor 10, a comparison circuit 30, a clock circuit 40, and a gate circuit 50; the comparison circuit 30 is connected to the voltage sensor 10 and the external reference power source 20, and is configured to compare a first voltage, acquired by the voltage sensor 10, of the display panel in operation with a reference voltage provided by the external reference power source 20 to obtain a first signal and output the first signal; the clock circuit 40 is used for detecting the picture display time of the display panel to obtain a second signal and outputting the second signal; the gate circuit 50 is connected to the comparator circuit 30 and the clock circuit 40, receives the first signal and the second signal, processes the signals, and outputs a third signal.
The embodiment of the utility model provides a display panel's aging detection circuit through setting up simple circuits such as voltage sensor, comparator, clock circuit and gate circuit, can realize display panel's aging testing including display time and operating voltage isoparametric. And the aging detection circuit is integrated in the display panel, so that the display panel can automatically complete aging test while driving display, and the technical problem that the aging test condition is possibly set unreasonably due to the problem of personnel execution force is solved.
In an embodiment, as shown in fig. 2, the aging detection circuit of the display panel further includes: and a storage circuit 60, wherein the storage circuit 60 is connected to the gate circuit 50, and is used for receiving and storing the third signal output by the gate circuit 50. In a specific embodiment, a chip memory may be provided in the display panel to store the detection result output from the gate circuit. Therefore, after the display panel is subjected to aging detection, the detection result can be directly stored in the display panel, and a worker can conveniently check whether the display panel is subjected to aging test and corresponding detection result.
In one embodiment, as shown in FIG. 3, gate 50 comprises: the AND circuit U4, the comparator circuit 30 is connected to a first input terminal of the AND circuit U4, the clock circuit 40 is connected to a second input terminal of the AND circuit U4, and the memory circuit 60 is connected to an output terminal of the AND circuit U4. Specifically, the and circuit U4 is directly set as an and gate, and the voltage comparison result of the comparison circuit 30 and the time result of the clock circuit 40 can be logically multiplied, that is, a high level is outputted when both the voltage and the time meet the requirement, indicating that the display panel has been subjected to the aging test.
In one embodiment, as shown in fig. 3, the comparison circuit 30 includes: the voltage sensor comprises a comparator U5, a first resistor R5 and a second resistor R6, wherein one end of the first resistor R5 is connected with an external reference power supply VRef, the other end of the first resistor R5 is connected with a first input end of a comparator U5, one end of the second resistor R6 is connected with the voltage sensor 10, and the other end of the second resistor R6 is connected with a second input end of the comparator U5. The external reference power source VRef provides a reference voltage for comparing with the VCC voltage of the display panel, which is acquired by the voltage sensor 10 in real time, when the VCC voltage of the display panel, which is acquired in real time, is higher than the reference voltage, the comparator U5 outputs a high level signal to the gate circuit 50, and when the VCC voltage of the display panel, which is acquired in real time, is lower than the reference voltage, the comparator U5 outputs a low level signal. Specifically, for the type selection of comparator U5, can select the TS3704CDT model, also can select other voltage comparators commonly used at present, the embodiment of the present invention does not limit this.
In one embodiment, as shown in FIG. 3, clock circuit 40 includes: a timing circuit and a not circuit, the timing circuit comprising: an operational amplifier U2, a timer chip 555, a third resistor R1, a fourth resistor R7, a fifth resistor R2, a sixth resistor R3, a seventh resistor RT, a first capacitor C1 and a second capacitor C2, wherein one end of the third resistor R1 is connected with a first power supply VDD1 of a pixel circuit of the display panel, the other end of the third resistor R1 is connected with one end of the fourth resistor R7, one end of the fifth resistor R2 and a discharge end of the timer chip 555, the other end of the fourth resistor R7 is connected with a second power supply VDD2 of the pixel circuit of the display panel, the other end of the fifth resistor R2 is connected with one end of the sixth resistor R3 and one end of the seventh resistor RT, the other end of the sixth resistor R3 is connected with an inverting end of the operational amplifier U2, an output end of the operational amplifier U2, a low trigger end of the timer chip 555 and a high trigger end of the timer chip 555, the other end of the seventh resistor RT is connected with an end of the first capacitor U1 and an operational amplifier 2, the negative power supply end of the operational amplifier U2 is connected with the ground end of the timer chip 555, the other end of the first capacitor C1 and one end of the second capacitor C2 and is grounded, the positive power supply end of the operational amplifier U2 is connected with the zero clearing end of the timer chip 555, the power supply end of the timer chip 555 and an external power supply, the external power supply can be 5V, the other end of the second capacitor C2 is connected with the control voltage end of the timer chip 555, and the output end of the timer chip 555 is connected with a NOT circuit.
In one embodiment, as shown in fig. 3, the timing circuit further includes: the timer chip comprises a first diode D1, a second diode D3 and an eighth resistor R4, wherein the first diode D1 is connected between a first power supply VDD1 and a third resistor R1, the anode of the first diode D1 is connected with the first power supply VDD1, the cathode of the first diode D1 is connected with one end of a third resistor R1, the second diode D3 is connected between a second power supply VDD2 and the fourth resistor R7, the anode of the second diode D2 is connected with the second power supply VDD2, the cathode of the second diode D2 is connected with one end of a fourth resistor R7, and the eighth resistor R4 is connected between the output end of the timer chip 555 and a non-circuit. The first diode D1 and the second diode D2 can be selected as zener diodes, and the inverter circuit is composed of an inverter U3.
In one embodiment, the timer chip is a 555 model chip and the op-amp U2 is a high input resistance FET input stage op-amp 3140. The operational amplifier is arranged in the timing circuit, so that the timing range of the timer can be increased by 100 times, and meanwhile, in the arrangement of the peripheral circuit of the timer chip, the multiplication factor can be changed by changing the ratio of the sixth resistor and the fifth resistor.
In one embodiment, the first power supply VDD1 and the second power supply VDD2 are power supply circuits respectively disposed in the pixel driving circuit of the display panel, that is, when the pixel driving circuit is powered by the power supply circuits, the timing circuit can be powered at the same time, so that the pixel driving circuit and the timing circuit operate at the same time. Meanwhile, one of the first power supply and the second power supply is conducted through specific setting of the first power supply and the second power supply, and therefore detection at different times is achieved. The specific detection time T can be calculated by equation (1):
t ═ [ (R2+ R3)/R2] (1386R × C1) formula (1)
Wherein, R represents a third resistor R1 or a fourth resistor R7, and the power supply circuit in the pixel driving circuit selects the first power supply to work or the second power supply to work, so that R is selected to be R1 or R7, namely the value of R is changed to realize detection at different times. In the embodiment of the present invention, through the selection of the values of the elements in the peripheral circuit of the timer chip, for example, the third resistor R1 is 4.7k, the fourth resistor R7 is 8.4k, the fifth resistor R2 is 1M, the sixth resistor R3 is 14k, and the seventh resistor RT is 36M, so that when R selects the third resistor R1, the time T is 1 hour, and when R selects the fourth resistor R7, the time T is 2 hours.
In one embodiment, when the timer chip is just powered on, since the voltage on the first capacitor C1 cannot jump, i.e. the low trigger Terminal (TL) starts to be at a low level, the timer chip is set, the output terminal (OUT) is at a high level, and after passing through the not gate, the low level is output. When the voltage on the first capacitor C1 is charged to a threshold level 2/3VCC (i.e., timing is finished), the 555 timer is reset, the output end (OUT) turns to a low level, and a high level is output after passing through the not gate. The VCC is a voltage provided by an external power supply connected between the zero clearing terminal of the timer chip and the power supply terminal, and specifically, the voltage may be 5V.
The embodiment of the utility model provides an aging detection circuit, through set up operational amplifier in clock circuit, can be so that timer timing range increases one hundred times, simultaneously, adopt not circuit, timer chip and peripheral circuit in the circuit to be connected timing circuit and pixel drive circuit's power supply circuit, can select first power or second power work through pixel drive circuit is inside from this, can realize that display panel's picture display one hour or two hours detects.
The embodiment of the utility model provides an aging detection circuit, design through clock circuit, can be when detecting display panel picture display preset time output high level signal, and simultaneously, when the real-time acquisition voltage that comparison circuit compares is higher than reference voltage, also output a high level signal, two high level signals common input with the circuit in, with the storage of circuit output high level signal in storage circuit, from this, can confirm corresponding display panel through aging testing through the high level signal of receiving in the storage circuit.
The embodiment of the utility model provides a still provide a display panel, as shown in FIG. 4, this display panel includes: the pixel circuit 300, the pixel driving circuit 200 and the aging detection circuit 100 according to the above embodiments, the pixel driving circuit 200 is connected to the pixel circuit 300 and is used for driving the pixel circuit 300 to display; the aging detection circuit 100 is connected to the pixel driving circuit 200, and the aging detection circuit 100 and the pixel circuit 300 operate simultaneously to detect the aging of the display panel. In a specific embodiment, the pixel driving circuit 200 and the aging detection circuit 100 are commonly disposed on the driving chip IC400 of the display panel.
The embodiment of the utility model provides a display panel through setting up simple circuits such as voltage sensor, comparator, clock circuit and gate circuit, can realize display panel's ageing tests including display time and operating voltage isoparametric. And the aging detection circuit is integrated in the display panel, so that the display panel can automatically complete aging test while driving display, and the technical problem that the aging test condition is possibly set unreasonably due to the problem of personnel execution force is solved.
An embodiment of the utility model provides a still provide a display device, this display device includes: an apparatus body; the display panel according to the above embodiment covers the device body. In practical applications, the display device may be any product or component having a display function, such as a mobile phone, an OLED display panel, a tablet computer, a television, a display, a notebook computer, a digital camera, a vehicle-mounted display screen, and a navigator, which are only examples, but not limited thereto, and have the advantage of high resolution.
The embodiment of the utility model provides a display device through setting up simple circuits such as voltage sensor, comparator, clock circuit and gate circuit, can realize display panel's ageing tests including display time and operating voltage isoparametric. And the aging detection circuit is integrated in the display panel, so that the display panel can automatically complete aging test while driving display, and the technical problem that the aging test condition is possibly set unreasonably due to the problem of personnel execution force is solved.
Although the present invention has been described in detail with respect to the exemplary embodiments and the advantages thereof, those skilled in the art will appreciate that various changes, substitutions and alterations can be made to the embodiments without departing from the spirit of the invention and the scope of the invention as defined by the appended claims. For other examples, one of ordinary skill in the art will readily appreciate that the order of the process steps may be varied while maintaining the scope of the present invention.
Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (10)
1. A degradation detection circuit of a display panel, wherein the degradation detection circuit is provided in the display panel, the degradation detection circuit comprising: the circuit comprises a voltage sensor, a comparison circuit, a clock circuit and a gate circuit;
the comparison circuit is connected with the voltage sensor and an external reference power supply and is used for receiving a first working voltage of the display panel collected by the voltage sensor and comparing the first working voltage with a reference voltage provided by the external reference power supply to obtain a first signal and outputting the first signal;
the clock circuit is used for detecting the picture display time of the display panel to obtain a second signal and outputting the second signal;
the gate circuit is connected with the comparison circuit and the clock circuit, receives the first signal and the second signal for processing, and outputs a third signal.
2. The degradation detection circuit of a display panel according to claim 1, further comprising: and the storage circuit is connected with the gate circuit and is used for receiving and storing the third signal output by the gate circuit.
3. The degradation detection circuit of claim 1, wherein the comparison circuit comprises: a comparator, a first resistor and a second resistor,
one end of the first resistor is connected with an external reference power supply, the other end of the first resistor is connected with a first input end of the comparator, one end of the second resistor is connected with the voltage sensor, and the other end of the second resistor is connected with a second input end of the comparator.
4. The degradation detection circuit of a display panel according to claim 1, wherein the gate circuit includes: and the comparison circuit is connected with a first input end of the AND circuit, and the clock circuit is connected with a second input end of the AND circuit.
5. The degradation detection circuit of claim 1, wherein the clock circuit comprises: the display panel comprises a timing circuit and a NOT circuit, wherein one end of the timing circuit is connected with a pixel driving circuit of the display panel, the other end of the timing circuit is connected with the input end of the NOT circuit, and the output end of the NOT circuit is connected with the gate circuit.
6. The degradation detection circuit of claim 5, wherein the timing circuit comprises: an operational amplifier and a timer chip.
7. The degradation detection circuit of claim 6, wherein the timing circuit further comprises: a third resistor, a fourth resistor, a fifth resistor, a sixth resistor, a seventh resistor, a first capacitor and a second capacitor,
one end of the third resistor is connected to a first power supply of the pixel circuit of the display panel, the other end of the third resistor is connected to one end of the fourth resistor, one end of the fifth resistor and a discharge end of the timer chip, the other end of the fourth resistor is connected to a second power supply of the pixel circuit of the display panel, the other end of the fifth resistor is connected to one end of the sixth resistor and one end of the seventh resistor, the other end of the sixth resistor is connected to an inverting terminal of the operational amplifier, an output terminal of the operational amplifier, a low trigger end of the timer chip and a high trigger end of the timer chip, the other end of the seventh resistor is connected to one end of the first capacitor and a non-inverting terminal of the operational amplifier, a negative power source terminal of the operational amplifier is connected to a ground terminal of the timer chip, the other end of the first capacitor and one end of the second capacitor and is grounded, the positive power end of the operational amplifier is connected with the zero clearing end of the timer chip, the power end of the timer chip and an external power supply, the other end of the second capacitor is connected with the control voltage end of the timer chip, and the output end of the timer chip is connected with the inverter circuit.
8. The degradation detection circuit of claim 7, wherein the timing circuit further comprises: a first diode, a second diode, and an eighth resistor,
the first diode is connected between the first power supply and the third resistor, the anode of the first diode is connected with the first power supply, the cathode of the first diode is connected with one end of the third resistor, the second diode is connected between the second power supply and the fourth resistor, the anode of the second diode is connected with the second power supply, the cathode of the second diode is connected with one end of the fourth resistor, and the eighth resistor is connected between the output end of the timer chip and the non-circuit.
9. A display panel, comprising: a pixel circuit, a pixel drive circuit, and the aging detection circuit of any one of claims 1 to 8,
the pixel driving circuit is connected with the pixel circuit and used for driving the pixel circuit to display;
the aging detection circuit is connected with the pixel driving circuit, and the aging detection circuit and the pixel circuit work simultaneously and are used for detecting the aging of the display panel.
10. A display device, comprising:
the display panel of claim 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202022733176.1U CN213716480U (en) | 2020-11-23 | 2020-11-23 | Display panel's ageing detection circuitry, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202022733176.1U CN213716480U (en) | 2020-11-23 | 2020-11-23 | Display panel's ageing detection circuitry, display panel and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN213716480U true CN213716480U (en) | 2021-07-16 |
Family
ID=76783772
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202022733176.1U Active CN213716480U (en) | 2020-11-23 | 2020-11-23 | Display panel's ageing detection circuitry, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN213716480U (en) |
-
2020
- 2020-11-23 CN CN202022733176.1U patent/CN213716480U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106920496B (en) | Detection method and detection device for display panel | |
| KR101615393B1 (en) | Display apparatus and method for driving the same | |
| US8593448B2 (en) | Organic light emitting display and method of driving the same | |
| EP2151912A1 (en) | DC-DC converter and organic light emitting display device using the same | |
| CN109166521B (en) | Driving method of organic light-emitting display panel, driving chip and display device | |
| US10839765B2 (en) | GOA detection circuit and testing method therefor | |
| US20060158421A1 (en) | Driver circuit of display device and method of driving the same | |
| US8344977B2 (en) | Liquid crystal display and driving method thereof | |
| CN102971779A (en) | Display device | |
| TWI425493B (en) | Flat panel display device and operating voltage adjusting method thereof | |
| CN111480193B (en) | Display device and method for driving the same | |
| EP2234094A1 (en) | Organic light emitting display device and driving method for the same | |
| US10978014B2 (en) | Gamma voltage divider circuit, voltage adjusting method, and liquid crystal display device | |
| JP2007034306A (en) | Driving apparatus for display device and display device containing the same | |
| US20060284576A1 (en) | Backlight control circuit | |
| US20110032229A1 (en) | Display device and electronic apparatus comprising the same | |
| CN110710195B (en) | Image display apparatus and control method thereof | |
| CN213716480U (en) | Display panel's ageing detection circuitry, display panel and display device | |
| US7973760B2 (en) | Backlight control circuit with input circuit including diode and capacitor | |
| CN112259056B (en) | Display panel and brightness correction method | |
| US7843151B2 (en) | Backlight control circuit with micro controller feeding operating state of load circuit back to pulse width modulation integrated circuit | |
| US20080180418A1 (en) | Liquid crystal panel control circuit having reset circuit and liquid crystal display driving circuit with same | |
| US20070097283A1 (en) | Backlight control circuit with dual input circuits | |
| CN108230974A (en) | A kind of luminescent device defect detection circuit and method, display drive apparatus, display device and its detection method | |
| CN112136174B (en) | Driving device of display panel, driving method of driving device and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |