CN211375365U - 1553B bus function testing device of USB interface - Google Patents
1553B bus function testing device of USB interface Download PDFInfo
- Publication number
- CN211375365U CN211375365U CN201922495962.XU CN201922495962U CN211375365U CN 211375365 U CN211375365 U CN 211375365U CN 201922495962 U CN201922495962 U CN 201922495962U CN 211375365 U CN211375365 U CN 211375365U
- Authority
- CN
- China
- Prior art keywords
- data
- fpga
- bus
- module
- usb interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Maintenance And Management Of Digital Transmission (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Bus Control (AREA)
Abstract
The utility model discloses a 1553B bus function testing device of USB interface, including 1553B level conversion module, USB drive module, FPGA data processing module and program data storage module, as control center through an host computer, transmit data based on the USB interface, convert two kinds of agreement data through FPGA on the integrated circuit board, provide a bridge that host computer communication exchanged, whether the 1553B network of testing the host computer is intact. Because the USB interface is used as a data transmission port, the external data connecting line of the board card is greatly reduced, the stability of the system is improved, and the size of the board card is reduced. This mode will be able to cope with the future requirements on the speed and area size of the test module.
Description
Technical Field
The utility model belongs to the technical field of bus test, especially, relate to a 1553B bus function testing device of USB interface.
Background
Nowadays, the 1553B bus is widely applied to the fields of aviation and aerospace, and a plurality of 1553B bus products are also introduced, but most of the 1553B bus products are based on the data communication between bus sockets such as CPCI, PXI, ISA and PCI and an upper computer. With the development of scientific technology, the integration level of integrated circuits is higher and higher, and the volume and weight of the same functional module are greatly reduced than before. The bus slots of the CPCI, PXI, ISA, PCI and the like are all long-strip-shaped, so that the space and the weight are occupied, and an external interface of a 1553B test module card is quite necessary to be an interface with few wires and high speed.
SUMMERY OF THE UTILITY MODEL
To the problem that exists above, the utility model provides a 1553B bus function testing device of USB interface, based on USB 2.0's four-wire interface, it is not only the wiring few, and transmission rate is fast much more than CPCI, PXI, ISA, PCI moreover, can reduce the volume and the weight of module widely simultaneously, reduces the development cost of product.
The technical scheme of the utility model lies in:
the utility model provides a 1553B bus function testing device of USB interface, 1, include:
the FPGA data processing module is used as a data processor and used for mutually converting 1553B protocol data and USB protocol data and sending the converted data to the upper computer and the lower computer;
the 1553B level conversion module is used for converting 1553B levels input into the FPGA data processing module into levels which can be identified, and converting level data output by the FPGA into level data required by external transmission;
the USB driving module is used for converting the USB level input into the FPGA data processing module into an identifiable level and converting the level data output by the FPGA into level data required for external transmission;
and the program data storage module is in data interactive communication with the FPGA data processing module and is used for storing programs and data generated by program operation.
Further, the USB interface is in data interaction communication with the upper computer, and tests are conducted on the 1553B network and the lower computer.
Furthermore, a 1553B bus interface is connected with the lower computer, and a transformer is coupled between the 1553B bus interface and the 553B level conversion chip, so that the bus can isolate the upper computer from the lower computer, prevent the breakdown of the whole network caused by a certain fault, and facilitate the isolation of the fault.
Furthermore, the FPGA data processing module adopts an FPGA packaged by an EP3C55F484 and FPGA484 patch array of ATMEL company, integrates an S698 and a bus protocol module kernel, provides a data connection bridge of a control center and a terminal, and is convenient for an upper computer to test a 1553B network of a lower computer.
The utility model discloses owing to adopted above-mentioned technique, make it compare specific positive beneficial effect with prior art and be: the four-wire interface adopting the USB2.0 has less wiring and the transmission speed is faster than that of CPCI, PXI, ISA and PCI, and the USB2.0 interface adopts a long-groove structure of CPCI, PXI, ISA and PCI, so that the size and the weight of a module can be greatly reduced, and the development cost of a product is reduced.
Drawings
FIG. 1 is a block diagram of the system of the present invention;
fig. 2 is a block diagram of 1553B level conversion according to the present invention;
fig. 3 is a block diagram of the USB driver of the present invention;
fig. 4 is a block diagram of the FPGA data processing module and the program data storage module of the present invention.
Detailed Description
In order to clearly illustrate the technical features of the present invention, the present invention is explained in detail by the following embodiments in combination with the accompanying drawings. It should be noted that descriptions of well-known components and processing techniques and processes are omitted so as to not unnecessarily limit the invention.
Embodiment 1, the utility model provides a 1553B bus function testing device 1 of USB interface, include:
the FPGA data processing module is used as a data processor and used for mutually converting 1553B protocol data and USB protocol data and sending the converted data to the upper computer and the lower computer;
the 1553B level conversion module is used for converting 1553B levels input into the FPGA data processing module into levels which can be identified, and converting level data output by the FPGA into level data required by external transmission;
the USB driving module is used for converting the USB level input into the FPGA data processing module into an identifiable level and converting the level data output by the FPGA into level data required for external transmission;
and the program data storage module is in data interactive communication with the FPGA data processing module and is used for storing programs and data generated by program operation.
The USB interface is in data interactive communication with the upper computer, and tests are conducted on the 1553B network and the lower computer.
The 1553B bus interface is connected with the lower computer, and a transformer is coupled between the 1553B bus interface and the 553B level conversion chip, so that the bus can isolate the upper computer from the lower computer, prevent the breakdown of the whole network caused by a certain fault and facilitate the isolation of the fault.
The FPGA data processing module adopts an FPGA packaged by an EP3C55F484 and FPGA484 patch array of ATMEL company, integrates S698 and a bus protocol module kernel, provides a data connection bridge of a control center and a terminal, and is convenient for an upper computer to test a 1553B network of a lower computer.
As shown in fig. 1, the utility model relates to a 1553B bus function test module of USB interface mainly includes 1553B level conversion module, USB drive module, FPGA data processing module and program data storage module.
1553B level conversion module: as shown in FIG. 2, bus data is sent from an interface, isolated by a coupler and then sent to the FPGA for processing through an HI-1573 level conversion chip. The same principle is applied to level output conversion. HI-1573 is a bidirectional receiving and transmitting chip, i.e. it can perform bidirectional level conversion.
The USB driving module: as shown in fig. 3, bus data is sent through the USB interface, and sent to the FPGA for processing through the level conversion chip, and the level output conversion is performed in the same manner.
The FPGA data processing module and the program data storage module: as shown in fig. 4, the SRAM, the FLASH, and the FPGA are respectively selected as type, and the SRAM and the FLASH are connected with the FPGA of the data processing center through an address bus and a data bus to realize control and transmission of data and address. The board card adopts EP3C55F484 of ATMEL company, integrates S698 and a bus protocol module inner core, provides a data link bridge between a control center and two ends of a terminal, can perform bidirectional conversion on USB data and 1553B data, and provides data use of equipment at two ends.
In summary, namely, an upper computer is used as a control center, data is transmitted based on a USB interface, two protocol data are converted through the FPGA on the board card, and a bridge for communication and communication between the upper computer and the lower computer is provided to test whether a 1553B network of the lower computer is intact. Because the USB interface is used as a data transmission port, the external data connecting line of the board card is greatly reduced, the stability of the system is improved, and the size of the board card is reduced. This mode will be able to cope with the future requirements on the speed and area size of the test module.
While one embodiment of the present invention has been described in detail, the description is only a preferred embodiment of the present invention, and should not be considered as limiting the scope of the present invention. All the equivalent changes and improvements made according to the application scope of the present invention should still fall within the patent coverage of the present invention.
Claims (4)
1. A1553B bus function testing device of a USB interface is characterized in that: the method comprises the following steps:
the FPGA data processing module is used as a data processor and used for mutually converting 1553B protocol data and USB protocol data and sending the converted data to the upper computer and the lower computer;
the 1553B level conversion module is used for converting 1553B levels input into the FPGA data processing module into levels which can be identified, and converting level data output by the FPGA into level data required by external transmission;
the USB driving module is used for converting the USB level input into the FPGA data processing module into an identifiable level and converting the level data output by the FPGA into level data required for external transmission;
and the program data storage module is in data interactive communication with the FPGA data processing module and is used for storing programs and data generated by program operation.
2. The device for testing 1553B bus function of the USB interface according to claim 1, wherein: the USB interface is in data interactive communication with the upper computer, and tests are conducted on the 1553B network and the lower computer.
3. The device for testing 1553B bus function of the USB interface according to claim 2, wherein: the 1553B bus interface is connected with the lower computer, and a transformer is coupled between the 1553B bus interface and the 553B level conversion chip, so that the bus can isolate the upper computer from the lower computer, prevent the breakdown of the whole network caused by a certain fault and facilitate the isolation of the fault.
4. A 1553B bus function test device of a USB interface according to any of claims 1-3, characterized in that: the FPGA data processing module adopts an FPGA packaged by an EP3C55F484 and FPGA484 patch array of ATMEL company, integrates S698 and a bus protocol module kernel, provides a data connection bridge of a control center and a terminal, and is convenient for an upper computer to test a 1553B network of a lower computer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201922495962.XU CN211375365U (en) | 2019-12-31 | 2019-12-31 | 1553B bus function testing device of USB interface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201922495962.XU CN211375365U (en) | 2019-12-31 | 2019-12-31 | 1553B bus function testing device of USB interface |
Publications (1)
Publication Number | Publication Date |
---|---|
CN211375365U true CN211375365U (en) | 2020-08-28 |
Family
ID=72150479
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201922495962.XU Expired - Fee Related CN211375365U (en) | 2019-12-31 | 2019-12-31 | 1553B bus function testing device of USB interface |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN211375365U (en) |
-
2019
- 2019-12-31 CN CN201922495962.XU patent/CN211375365U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101788972B (en) | System and method for transmitting data | |
US20200265004A1 (en) | Serial connection between management controller and microcontroller | |
CN107766213A (en) | A kind of method and system for realizing NVME hard disk lightings | |
CN103178872B (en) | Method and the device of USB system transfers distance is extended by Ethernet | |
WO2013095418A1 (en) | Core-driven translation and loopback test | |
US20240012775A1 (en) | Multi-chip interconnection system and method thereof | |
CN211375365U (en) | 1553B bus function testing device of USB interface | |
CN112231161B (en) | Multi-chip debugging method and multi-chip debugging device | |
TWI502338B (en) | A testing interposer card and method of testing | |
CN106546833A (en) | A kind of electric energy meter RS-485 communication chip networking test systems | |
US11334506B2 (en) | Interface connection device, system and method thereof | |
CN211046939U (en) | Communication module testing device | |
CN105260335A (en) | Data processing system and method for extending optical interface | |
CN216387278U (en) | Three-level testing device and system | |
CN111141970A (en) | Simulation test equipment for secondary system of transformer substation | |
CN216086678U (en) | Automatic testing arrangement of intelligent terminal based on ethernet | |
CN115934436B (en) | Optical communication bus test board card | |
CN110941585B (en) | FPGA-based data processing system | |
TWI819762B (en) | Millimeter wave wireless connector chips, wireless connectors and signal transmission systems | |
CN215679354U (en) | RS232 serial port information acquisition circuit based on level conversion | |
CN219143452U (en) | PCIe signal transmission device and testing device | |
CN216670712U (en) | PCIe (peripheral component interface express) adapter card and communication product testing device | |
CN211557288U (en) | Conversion circuit based on BroadR-Reach vehicle-mounted Ethernet converter | |
CN210515372U (en) | High-speed image processing circuit box | |
CN113704163A (en) | Testing device and method for verifying integrity of SRIO protocol |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20200828 Termination date: 20201231 |
|
CF01 | Termination of patent right due to non-payment of annual fee |