CN209821607U - Time code measuring analyzer - Google Patents
Time code measuring analyzer Download PDFInfo
- Publication number
- CN209821607U CN209821607U CN201920354920.1U CN201920354920U CN209821607U CN 209821607 U CN209821607 U CN 209821607U CN 201920354920 U CN201920354920 U CN 201920354920U CN 209821607 U CN209821607 U CN 209821607U
- Authority
- CN
- China
- Prior art keywords
- code
- signal
- output
- 1pps
- serial port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000013078 crystal Substances 0.000 claims abstract description 42
- 238000005259 measurement Methods 0.000 claims abstract description 39
- 238000001514 detection method Methods 0.000 claims description 3
- 238000011545 laboratory measurement Methods 0.000 claims description 3
- 230000002093 peripheral effect Effects 0.000 claims description 3
- 229910052701 rubidium Inorganic materials 0.000 claims description 3
- IGLNJRXAVVLDKE-UHFFFAOYSA-N rubidium atom Chemical compound [Rb] IGLNJRXAVVLDKE-UHFFFAOYSA-N 0.000 claims description 3
- 230000001360 synchronised effect Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 description 8
- 238000001914 filtration Methods 0.000 description 6
- 230000010355 oscillation Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Landscapes
- Electric Clocks (AREA)
Abstract
The utility model discloses a time code measuring analyzer, which consists of a satellite receiver module, a crystal oscillator, a measured signal input module, a signal comparison module, a signal output module, a touch display screen, an external output port unit and a power module; the utility model has the advantages that: the time service and the time keeping performance are stable, the precision is high, and the measurement error is reduced.
Description
Technical Field
The utility model belongs to time frequency measurement analytical equipment field, and the utility model relates to a time code measurement analyzer that time frequency measurement analytical equipment, specifically speaking.
Background
Samart clock is a technique for enhancing the clock device time keeping mode performance: accurately measuring the phase difference, frequency offset, aging rate, temperature drift coefficient and the like of a free oscillation local oscillator in a disciplined state; when the clock enters a time-keeping state, the parameters are compensated to the free oscillation local oscillator in a reverse direction, so that the time-keeping performance of the free oscillation local oscillator in a certain time is greatly improved.
However, this technique cannot use a voltage-controlled local oscillator analog phase-locked loop, and a DDS digital phase-locking technique must be used. Because the controlled crystal oscillator changes the characteristics of the crystal oscillator, the crystal oscillator performance monitored in the disciplined state has larger errors.
Disclosure of Invention
In order to solve the problem, the utility model discloses a time code measurement analyzer, the time service reaches the stable performance of keeping in time, and the precision is high, has reduced measuring error.
The technical scheme of the utility model is that:
the time code measuring analyzer consists of a satellite receiver module, a crystal oscillator, a measured signal input module, a signal comparison module, a signal output module, a touch display screen, an external output port unit and a power supply module.
The time code measurement analyzer selects a high-index constant-temperature crystal oscillator, namely a crystal oscillator, as an internal frequency source, adopts a high-precision timing GPS/Beidou receiver, namely a satellite receiver module, as an internal time reference, and tamines the internal crystal oscillator through control algorithms such as Kalman filtering, PID and the like, so that the accuracy of a 10MHz signal output by the crystal oscillator can reach 1E-12, namely 1day after taming, and the signal is used as the frequency reference of the whole test system. The tested signal input module converts a to-be-tested signal input from the outside into a time signal capable of being compared. The signal comparison module compares and analyzes the signal TO be detected converted by the signal input module and a standard time signal provided by the crystal oscillator, an obtained result is transmitted TO the touch display screen through the signal output module TO be displayed, and meanwhile, the signal output module can output accurate 1pps signals, B (DC) codes, B (AC) codes and TO pulse signals TO the outside. The power module is used to supply power to the various components of the device. The time service and the time keeping performance of the product are stable, and the precision is high.
The satellite receiver module is a Beidou receiver or a GPS receiver and is mainly used for receiving 1PPS which is stable in external output of a GNSS taming rubidium clock, the precision is better than 50ns, and the signal is used as a time reference of a time code measurement analyzer.
The crystal oscillator adopts a high-stability crystal oscillator as an internal frequency source of the time code measurement analyzer. In the using process, the crystal oscillator is controlled by control algorithms such as Kalman filtering, PID and the like which are pre-installed in a built-in system of the time code measurement analyzer, so that the constant-temperature crystal oscillator is acclimated, the accuracy of a 10MHz signal output by the crystal oscillator can reach 1E-12 after acclimation, and the signal is used as the frequency reference of the time code measurement analyzer. The 1PPS signal output by the satellite receiver module is used as a reference to tame the local high-stability crystal oscillator, so that the accuracy of the crystal oscillator can be greatly improved. Meanwhile, a built-in high-precision time difference measuring circuit is used for obtaining the time difference between the local 1PPS signal and the 1PPS signal output by the satellite receiver module, and the crystal oscillator is acclimatized according to the deviation, so that the accuracy better than 1E-12 is kept. The method comprises the steps of acquiring the time difference between a local 1PPS signal and a 1PPS signal output by a satellite receiver module by using a high-precision time difference measuring circuit, performing smooth filtering on time difference data, calculating voltage-controlled voltage through PID control, outputting a voltage signal through a voltage-controlled voltage generating circuit, and controlling the frequency of a high-stability crystal oscillator so that the output frequency of the crystal oscillator is locked on an external reference clock signal.
The tested signal input module consists of a 1PPS input serial port, a B (DC) code input serial port, a B (AC) code input serial port, a zero pulse input serial port, a 1PPS measuring unit, a B (DC) code measuring unit, a B (AC) code measuring unit and a zero pulse measuring unit; the 1PPS input serial port, the B (DC) code input serial port, the B (AC) code input serial port and the zero pulse input serial port are used for externally connecting signal input equipment, and the obtained signals for measurement are connected with the 1PPS measuring unit, the B (DC) code measuring unit, the B (AC) code measuring unit and the zero pulse measuring unit through cables; the 1PPS input serial port is used for receiving local 1PPS signals;
the 1PPS measuring unit, the B (DC) code measuring unit, the B (AC) code measuring unit and the zero pulse measuring unit respectively receive and demodulate a 1PPS signal, a B (DC) code signal, a B (AC) code signal and a zero pulse, and measure the time interval between the 1PPS signal, the B (DC) code signal, the B (AC) code signal and the zero pulse by corresponding high-precision time interval counters.
The signal comparison module consists of three groups of high-precision time interval counters and is used for measuring and comparing the time intervals between the local 1PPS signal, the B (DC) code signal and the B (AC) signal and a reference source.
The signal output module consists of a 1PPS output unit, a B (DC) code output unit, a B (AC) code output unit and a T0 pulse output unit and is used for generating various time signal outputs. The 1PPS output unit, the B (DC) code output unit, the B (AC) code output unit and the T0 pulse output unit are respectively connected with the 1PPS output serial port, the B (DC) code output serial port, the B (AC) code output serial port and the TO pulse output serial port through output circuits;
the tested signal input module, the signal comparison module and the signal output module are all welded on the FPGA chip digital circuit board and are controlled by the FPGA chip. The FPGA chip digital circuit board is connected with the touch display screen through a cable.
The touch display screen is internally provided with a master control system for controlling equipment to work, showing the measurement result of each time code acquired by FPGA master control software in the built-in system and calculating the information of the accuracy (average value), stability (Allen deviation) and the like of the measured signal.
The utility model discloses time code measurement analysis appearance carries out the frequency division through the 10MHz signal with local high steady crystal oscillator output to utilize the 1PPS signal of satellite receiver output to carry out the synchronization. The 1PPS signal output by the time code measurement analyzer is an RS422 differential signal, so the TTL level signal output by the FPGA needs to be output through an RS422 driving circuit.
The external output port unit is an embedded circuit interface board and is mainly used for connecting peripheral equipment and outputting signals. The device comprises a 1PPS output serial port, a B (DC) code output serial port, a B (AC) code output serial port, a TO pulse output serial port, a receiver port, a measurement output port, a power switch and a power socket; the 1PPS output serial port, the B (DC) code output serial port, the B (AC) code output serial port and the TO pulse output serial port are respectively used for outputting signals such as 1PPS, a B (AC) code, a B (DC) code and a transmission zero point, are mainly used for laboratory measurement detection, and can measure the synchronous deviation of the input 1PPS, the B (AC) code and the B (DC) code. And a stable and reliable test environment is provided for a user, and metering, detecting and analyzing are facilitated.
The utility model has the advantages that: the time service and the time keeping performance are stable, the precision is high, and the measurement error is reduced.
The present invention will be further explained with reference to the drawings and examples.
Drawings
Fig. 1 is a schematic structural diagram of an embodiment of the present invention;
in the figure: 1 a satellite receiver module; 2, a crystal oscillator; 3, a tested signal input module; 4, a signal comparison module; 5, a signal output module; 6 touch display screen; 7 an external output port unit; and 8, a power supply module.
Detailed Description
The following description of the preferred embodiments of the present invention is provided for the purpose of illustration and description, and is not intended to limit the invention.
Example 1
As shown in fig. 1, a time code measurement analyzer is composed of a satellite receiver module 1, a crystal oscillator 2, a measured signal input module 3, a signal comparison module 4, a signal output module 5, a touch display screen 6, an external output port unit 7 and a power supply module 8.
The time code measurement analyzer selects a high-index constant-temperature crystal oscillator, namely a crystal oscillator 2, as an internal frequency source, adopts a high-precision timing GPS/Beidou receiver, namely a satellite receiver module 1, as an internal time reference, and tamines the internal crystal oscillator through control algorithms such as Kalman filtering, PID and the like, so that the accuracy of a 10MHz signal output by the crystal oscillator can reach 1E-12, namely 1day after taming, and the signal is used as the frequency reference of the whole test system. The measured signal input module 3 converts the externally input signal to be measured into a time signal capable of being compared. The signal comparison module 4 compares and analyzes the signal TO be detected converted by the signal input module 3 and the standard time signal provided by the crystal oscillator 2, the obtained result is transmitted TO the touch display screen 6 through the signal output module 5 TO be displayed, and meanwhile, the signal output module 5 can also output accurate 1pps signals, B (DC) codes, B (AC) codes and TO pulse signals TO the outside. The power module is used to supply power to the various components of the device. The time service and the time keeping performance of the equipment are stable, and the precision is high.
The satellite receiver module 1 is a Beidou receiver or a GPS receiver, is mainly used for receiving 1PPS which is stable in external output of a GNSS (global navigation satellite system) domesticated rubidium clock, has the precision superior to 50ns (RMS), and is used as a time reference of a time code measurement analyzer.
The crystal oscillator 2 adopts a high-stability crystal oscillator as an internal frequency source of the time code measurement analyzer. In the using process, the crystal oscillator 2 is controlled by Kalman filtering, PID and other control algorithms which are pre-installed in a built-in system of the time code measurement analyzer, so that the constant-temperature crystal oscillator is acclimated, the accuracy of a 10MHz signal output by the crystal oscillator can reach 1E-12 (1 day) after acclimation, and the signal is used as the frequency reference of the time code measurement analyzer. The 1PPS signal output by the satellite receiver module 1 is used as a reference to tame the local high-stability crystal oscillator, so that the accuracy of the crystal oscillator can be greatly improved. Meanwhile, a built-in high-precision time difference measuring circuit is used for obtaining the time difference between the local 1PPS signal and the 1PPS signal output by the satellite receiver module 1, and the crystal oscillator is taminated according to the deviation, so that the accuracy better than 1E-12 (24 hours) is kept. The method comprises the steps of utilizing a high-precision time difference measuring circuit (the measuring circuit is realized through built-in FPGA programming) to obtain the time difference between a local 1PPS signal and a 1PPS signal output by a satellite receiver module 1, carrying out smooth filtering on time difference data, calculating voltage-controlled voltage through PID control, generating a voltage signal through the voltage-controlled voltage, and controlling the frequency of a high-stability crystal oscillator so that the output frequency of the crystal oscillator is locked on an external reference clock signal.
The tested signal input module 3 consists of a 1PPS input serial port, a B (DC) (code B is a parallel time code format and is fully called IRIG-B code, a code B is an AC (alternating Current) code and a DC (direct Current) code, and the representation mode is that the DC or AC code input serial port, the B (AC) code input serial port, a zero pulse input serial port, a 1PPS measuring unit, a B (DC) code measuring unit, a B (AC) code measuring unit and a zero pulse measuring unit are written in brackets; the 1PPS input serial port, the B (DC) code input serial port, the B (AC) code input serial port and the zero pulse input serial port are used for externally connecting signal input equipment, and the obtained signals for measurement are connected with the 1PPS measuring unit, the B (DC) code measuring unit, the B (AC) code measuring unit and the zero pulse measuring unit through cables; the 1PPS input serial port is used for receiving local 1PPS signals;
the 1PPS measuring unit, the B (DC) code measuring unit, the B (AC) code measuring unit and the zero pulse measuring unit respectively receive and demodulate a 1PPS signal, a B (DC) code signal, a B (AC) code signal and a zero pulse, and measure the time interval between the 1PPS signal, the B (DC) code signal, the B (AC) code signal and the zero pulse by corresponding high-precision time interval counters.
The signal comparison module 4 is composed of three sets of high-precision time interval counters (the T0 pulse is generated inside the device, the use method is that the TO pulse recording function is triggered by screen clicking, when the TO pulse function is clicked by a finger, the device can record the moment of clicking action for post analysis and the like), and the high-precision time interval counters are used for measuring and comparing the time intervals between the local 1PPS signal, the B (DC) code signal and the B (AC) signal and a reference source.
The signal output module 5 is composed of a 1PPS output unit, a B (DC) code output unit, a B (AC) code output unit and a T0 pulse output unit, and is used for generating various time signal outputs. The 1PPS output unit, the B (DC) code output unit, the B (AC) code output unit and the T0 pulse output unit are respectively connected with the 1PPS output serial port, the B (DC) code output serial port, the B (AC) code output serial port and the TO pulse output serial port through output circuits;
the tested signal input module 3, the signal comparison module 4 and the signal output module 5 are all welded on the FPGA chip digital circuit board and are controlled by the FPGA chip. The FPGA chip digital circuit board is connected with the touch display screen through a cable.
The touch display screen 6 is internally provided with a master control system for controlling the equipment to work, showing the measurement result of each time code acquired by the FPGA master control software in the built-in system, and calculating the information such as the accuracy (average value), stability (Allen deviation) and the like of the measured signal.
The utility model discloses time code measurement analysis appearance carries out the frequency division through the 10MHz signal with local high steady crystal oscillator output to utilize the 1PPS signal of satellite receiver output to carry out the synchronization. The 1PPS signal output by the time code measurement analyzer is an RS422 differential signal, so the TTL level signal output by the FPGA needs to be output through an RS422 driving circuit.
The external output port unit 7 is an embedded circuit interface board and is mainly used for connecting peripheral equipment and outputting signals. The device comprises a 1PPS output serial port, a B (DC) code output serial port, a B (AC) code output serial port, a TO pulse output serial port, a receiver port, a measurement output port, a power switch and a power socket; the 1PPS output serial port, the B (DC) code output serial port, the B (AC) code output serial port and the TO pulse output serial port are respectively used for outputting signals such as 1PPS, a B (AC) code, a B (DC) code and a transmission zero point, are mainly used for laboratory measurement detection, and can measure the synchronous deviation of the input 1PPS, the B (AC) code and the B (DC) code. And a stable and reliable test environment is provided for a user, and metering, detecting and analyzing are facilitated.
Claims (7)
1. Time code measurement analysis appearance, its characterized in that: the system comprises a satellite receiver module, a crystal oscillator, a tested signal input module, a signal comparison module, a signal output module, a touch display screen, an external output port unit and a power supply module;
the satellite receiver module is a Beidou receiver or a GPS receiver and is mainly used for receiving 1PPS which is stable in external output of a GNSS taming rubidium clock, the precision is better than 50ns, and the signal is used as a time reference of a time code measurement analyzer;
the crystal oscillator adopts a high-stability crystal oscillator as an internal frequency source of the time code measurement analyzer;
the tested signal input module consists of a 1PPS input serial port, a B (DC) code input serial port, a B (AC) code input serial port, a zero pulse input serial port, a 1PPS measuring unit, a B (DC) code measuring unit, a B (AC) code measuring unit and a zero pulse measuring unit; the 1PPS input serial port, the B (DC) code input serial port, the B (AC) code input serial port and the zero pulse input serial port are used for externally connecting signal input equipment, and the obtained signals for measurement are connected with the 1PPS measuring unit, the B (DC) code measuring unit, the B (AC) code measuring unit and the zero pulse measuring unit through cables; the 1PPS input serial port is used for receiving local 1PPS signals.
2. The time code measurement analyzer of claim 1, wherein: the 1PPS measuring unit, the B (DC) code measuring unit, the B (AC) code measuring unit and the zero pulse measuring unit respectively receive and demodulate a 1PPS signal, a B (DC) code signal, a B (AC) code signal and a zero pulse, and measure the time interval between the 1PPS signal, the B (DC) code signal, the B (AC) code signal and the zero pulse by corresponding high-precision time interval counters.
3. The time code measurement analyzer of claim 1, wherein: the signal comparison module consists of three groups of high-precision time interval counters and is used for measuring and comparing the time intervals between the local 1PPS signal, the B (DC) code signal and the B (AC) signal and a reference source.
4. The time code measurement analyzer of claim 1, wherein: the signal output module consists of a 1PPS output unit, a B (DC) code output unit, a B (AC) code output unit and a T0 pulse output unit and is used for generating various time signal outputs;
the 1PPS output unit, the B (DC) code output unit, the B (AC) code output unit and the T0 pulse output unit are respectively connected with the 1PPS output serial port, the B (DC) code output serial port, the B (AC) code output serial port and the TO pulse output serial port through output circuits.
5. The time code measurement analyzer of claim 1, wherein: the tested signal input module, the signal comparison module and the signal output module are all welded on the FPGA chip digital circuit board and are controlled by the FPGA chip;
the FPGA chip digital circuit board is connected with the touch display screen through a cable.
6. The time code measurement analyzer of claim 1, wherein: and a master control system is arranged in the touch display screen.
7. The time code measurement analyzer of claim 1, wherein: the external output port unit is an embedded circuit interface board and is mainly used for connecting peripheral equipment and outputting signals; the device comprises a 1PPS output serial port, a B (DC) code output serial port, a B (AC) code output serial port, a TO pulse output serial port, a receiver port, a measurement output port, a power switch and a power socket; the 1PPS output serial port, the B (DC) code output serial port, the B (AC) code output serial port and the TO pulse output serial port are respectively used for outputting 1PPS, B (AC) codes, B (DC) codes and transmitting zero signals, and are mainly used for laboratory measurement detection and measurement of synchronous deviation of the input 1PPS, B (AC) codes and B (DC) codes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920354920.1U CN209821607U (en) | 2019-03-20 | 2019-03-20 | Time code measuring analyzer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920354920.1U CN209821607U (en) | 2019-03-20 | 2019-03-20 | Time code measuring analyzer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209821607U true CN209821607U (en) | 2019-12-20 |
Family
ID=68876187
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201920354920.1U Expired - Fee Related CN209821607U (en) | 2019-03-20 | 2019-03-20 | Time code measuring analyzer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209821607U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111538049A (en) * | 2020-06-12 | 2020-08-14 | 成都七维频控科技有限公司 | Rubidium clock rapid locking method based on GNSS |
| CN112433466A (en) * | 2020-11-20 | 2021-03-02 | 北京无线电计量测试研究所 | Time code signal output system and method |
-
2019
- 2019-03-20 CN CN201920354920.1U patent/CN209821607U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111538049A (en) * | 2020-06-12 | 2020-08-14 | 成都七维频控科技有限公司 | Rubidium clock rapid locking method based on GNSS |
| CN111538049B (en) * | 2020-06-12 | 2023-05-09 | 成都七维频控科技有限公司 | GNSS-based rubidium clock quick locking method |
| CN112433466A (en) * | 2020-11-20 | 2021-03-02 | 北京无线电计量测试研究所 | Time code signal output system and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110133999B (en) | Time synchronization method and system based on satellite cloud laser point cloud data acquisition platform | |
| EP2331984B1 (en) | Method and apparatus for a global navigation satellite system receiver coupled to a host computer system | |
| CN106656451B (en) | Time keeping and time service precision testing device and method based on satellite time service system | |
| CN103117742B (en) | System tamed by GPS/ Big Dipper dual mode satellite clock crystal oscillator | |
| CN103605023A (en) | Method and device for measuring merging unit time characteristics | |
| CN109525351A (en) | A kind of equipment for realizing time synchronization with time reference station | |
| CN209821607U (en) | Time code measuring analyzer | |
| CN113156356B (en) | Remote calibration system and calibration method for voltage source | |
| CN111766771A (en) | Voltage-controlled crystal oscillator taming-based time interval measuring method and system | |
| CN102253638A (en) | Frequency stability control and compensation method for automatically keeping time in complex environment | |
| JP2009300128A (en) | Sampling synchronization device and sampling synchronization method | |
| CN102073055B (en) | Method for testing fixed offset of temperature compensated crystal oscillator in GPS (Global Positioning System) receiver | |
| CN103699001A (en) | Method and system for realizing low-cost and high-precision timing through oven controlled crystal oscillator | |
| CN101995816B (en) | Automatic clock calibration method and automatic clock calibration device | |
| CN103901271B (en) | Frequency test method and frequency test system | |
| CN210742507U (en) | Standard time frequency source device based on global navigation satellite system | |
| CN110988760B (en) | Digital signal detection system of Mx cesium light pump magnetometer | |
| CN110062223A (en) | A kind of method and its circuit system of high-precise synchronization test camera frame signal | |
| CN103546124A (en) | Device for acquiring signal triggering moment value | |
| CN115685725A (en) | Clock calibration device of measuring equipment and measuring equipment | |
| CN201266923Y (en) | GPS combined time frequency instrument | |
| CN115981416A (en) | Crystal oscillator supporting Beidou clock synchronization and self-timekeeping | |
| CN214845733U (en) | Remote calibration system for voltage source | |
| CN110857890A (en) | High-precision temperature detection method and device | |
| CN211180593U (en) | Time frequency detection equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20191220 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |