CN209805773U - delay amplifying assembly for broadband receiving - Google Patents
delay amplifying assembly for broadband receiving Download PDFInfo
- Publication number
- CN209805773U CN209805773U CN201920933776.7U CN201920933776U CN209805773U CN 209805773 U CN209805773 U CN 209805773U CN 201920933776 U CN201920933776 U CN 201920933776U CN 209805773 U CN209805773 U CN 209805773U
- Authority
- CN
- China
- Prior art keywords
- delay
- output end
- combiner
- transmission line
- pole double
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a delay amplification assembly for broadband reception, which comprises a first combiner, an equalizer and a plurality of receiving units; each receiving unit comprises a second combiner, a delay module, a first low-noise amplifier and a plurality of receiving channels; the output end of each receiving channel is connected with a second combiner, the output end of the second combiner is connected with a delay module, and the output end of the delay module is connected with the first combiner through a first low noise amplifier; each receiving channel comprises a numerical control attenuator, a second low noise amplifier, a phase shifter and a third low noise amplifier; the output end of the numerical control attenuator is connected with the second combiner sequentially through the second low-noise amplifier, the phase shifter and the third low-noise amplifier. The utility model provides a delay amplification subassembly for broadband is received has abundant passageway resource, and has the nimble adjustable advantage of delay parameter.
Description
Technical Field
The present invention relates to signal reception, and more particularly, to a delay amplifier module for broadband reception.
background
in recent years, wireless communication is rapidly developed, so that convenience is brought to social life and work, meanwhile, wireless users are gradually increased year by year, services are more diversified, data services are rapidly increased, and the requirement that broadband wireless signals and carrier frequencies are expanded towards high frequency is increasingly urgent.
in wireless communication systems, a signal receiver typically needs to condition a received signal such that the received signal has desired amplitude, phase, and/or frequency characteristics; the delay amplifying component is an important component of the signal receiver, but at present, the general delay amplifying component has a disadvantage in adjustable performance of channel resources and delay parameters.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to overcome prior art's is not enough, provides a delay amplification subassembly for broadband is received, has abundant passageway resource, and has the nimble adjustable advantage of delay parameter.
The purpose of the utility model is realized through the following technical scheme: a delay amplifying assembly for broadband reception includes a first combiner, an equalizer, and a plurality of receiving units; the output end of each receiving unit is connected with a first combiner, the output end of the first combiner is connected with an equalizer, and the equalizer outputs signals after delay amplification;
Each receiving unit comprises a second combiner, a delay module, a first low-noise amplifier and a plurality of receiving channels; the output end of each receiving channel is connected with a second combiner, the output end of the second combiner is connected with a delay module, and the output end of the delay module is connected with the first combiner through a first low noise amplifier;
Each receiving channel comprises a numerical control attenuator, a second low-noise amplifier, a phase shifter and a third low-noise amplifier, wherein the numerical control attenuator is used for receiving externally input signals, and the output end of the numerical control attenuator is connected with a second combiner in the same receiving unit sequentially through the second low-noise amplifier, the phase shifter and the third low-noise amplifier.
Preferably, the number of the receiving units is two; each path of receiving unit comprises eight paths of receiving channels.
Preferably, the delay module comprises a plurality of delay units connected in sequence;
Each delay unit comprises an isolator, a first single-pole double-throw switch, a reference state path, a delay state path and a second single-pole double-throw switch; in the same delay unit, the output end of the isolator is connected with a first single-pole double-throw switch, and the output end of the first single-pole double-throw switch is connected with a second single-pole double-throw switch through a reference state path and a delay state path respectively;
The input end of an isolator in the first delay unit is connected with the output end of the second combiner;
between any two adjacent delay units, the output end of the second single-pole double-throw switch in the previous delay unit is connected with the input end of the isolator in the next delay unit;
In the last delay unit, the output end of the second single-pole double-throw switch is connected with the first low-noise amplifier.
The reference state path comprises a reference bit transmission line, the input end of the reference bit transmission line is connected with the first single-pole double-throw switch, and the output end of the reference bit transmission line is connected with the second single-pole double-throw switch; the reference bit transmission line is formed by a Rogers RT5880 substrate material.
Wherein the delay state path comprises a first delay bit transmission line, a second delay bit transmission line and a delay bit coplanar waveguide; the input end of the first delay bit transmission line is connected with the first single-pole double-throw switch, and the output end of the first delay bit transmission line is connected with the first port of the delay bit coplanar waveguide; the input end of the second delay bit transmission line is connected with the second port of the delay bit coplanar waveguide, and the output end of the second delay bit transmission line is connected with the second single-pole double-throw switch. The first delay bit transmission line and the second delay bit transmission line are both transmission lines formed by Rogers RT5880 substrate materials.
Preferably, in each delay unit, the length of the reference bit line is equal to the total length of the first delay bit line and the second delay bit line; the dielectric substrate of the delay position coplanar waveguide is AL2O3A ceramic substrate.
The utility model has the advantages that: the utility model comprises a plurality of receiving units, each receiving unit comprises a plurality of receiving channels, therefore, the delay amplifying assembly of the utility model has abundant channel resources; meanwhile, the utility model discloses a delay module includes a plurality of delay unit that connect gradually, can switch through the benchmark attitude route and the delay attitude route to each delay unit to the delay parameter of nimble adjustment delay module; in each delay unit, the length of the reference bit transmission line in the reference bit path is equal to the total length of the first delay bit transmission line and the second delay bit transmission line in the delay state path, the phase difference of the two paths is completely determined by the coplanar waveguide, and the dielectric substrate of the coplanar waveguide is AL2O3Ceramic substrate, AL2O3the ceramic substrate has good temperature characteristics, and the dielectric constant of the ceramic substrate is slightly influenced by temperature change, so that the precision of the delay module can be effectively improved.
Drawings
FIG. 1 is a schematic block diagram of the present invention;
FIG. 2 is a functional block diagram of a receiving unit;
FIG. 3 is a functional block diagram of a receive path in the receive unit;
FIG. 4 is a functional block diagram of a delay module in the receiving unit;
Fig. 5 is a schematic diagram of a delay unit in the delay module.
Detailed Description
the technical solution of the present invention is described in further detail below with reference to the accompanying drawings, but the scope of the present invention is not limited to the following description.
As shown in fig. 1, a delay amplifying assembly for broadband reception includes a first combiner, an equalizer, and a plurality of receiving units; the output end of each receiving unit is connected with a first combiner, the output end of the first combiner is connected with an equalizer, and the equalizer outputs signals after delay amplification;
as shown in fig. 2, each of the receiving units includes a second combiner, a delay module, a first low noise amplifier, and multiple receiving channels; the output end of each receiving channel is connected with a second combiner, the output end of the second combiner is connected with a delay module, and the output end of the delay module is connected with the first combiner through a first low noise amplifier;
as shown in fig. 3, each of the receiving channels includes a digital control attenuator, a second low noise amplifier, a phase shifter, and a third low noise amplifier, the digital control attenuator is used to receive an externally input signal, and an output end of the digital control attenuator is connected to a second combiner in the same receiving unit sequentially through the second low noise amplifier, the phase shifter, and the third low noise amplifier.
in an embodiment of the present application, the number of the receiving units is two; each path of receiving unit comprises eight paths of receiving channels;
As shown in fig. 4 ~ 5, in the embodiment of the present application, the delay module includes a plurality of delay units connected in sequence;
each delay unit comprises an isolator, a first single-pole double-throw switch, a reference state path, a delay state path and a second single-pole double-throw switch; in the same delay unit, the output end of the isolator is connected with a first single-pole double-throw switch, and the output end of the first single-pole double-throw switch is connected with a second single-pole double-throw switch through a reference state path and a delay state path respectively; the movable end of the first single-pole double-throw switch is used as an input end, and the two immovable ends of the first single-pole double-throw switch are used as output ends; two fixed ends of the second single-pole double-throw switch are used as input ends, and a movable end of the second single-pole double-throw switch is used as an output end; the first dead end of the first single pole double throw switch is connected to the first dead end of the second single pole double throw switch through a reference state path. The second fixed end of the first single-pole double-throw switch is connected to the second fixed end of the second single-pole double-throw switch through a delay state path;
The input end of an isolator in the first delay unit is connected with the output end of the second combiner;
between any two adjacent delay units, the output end of the second single-pole double-throw switch in the previous delay unit is connected with the input end of the isolator in the next delay unit;
In the last delay unit, the output end of the second single-pole double-throw switch is connected with the first low-noise amplifier.
in an embodiment of the present application, the reference state path includes a reference bit transmission line, an input end of the reference bit transmission line is connected to the first single-pole double-throw switch, and an output end of the reference bit transmission line is connected to the second single-pole double-throw switch; the reference bit transmission line is formed by a Rogers RT5880 substrate material.
in an embodiment of the present application, the delay state path includes a first delay bit transmission line, a second delay bit transmission line, and a delay bit coplanar waveguide; the input end of the first delay bit transmission line is connected with the first single-pole double-throw switch, and the output end of the first delay bit transmission line is connected with the first port of the delay bit coplanar waveguide; the input end of the second delay bit transmission line is connected with the second port of the delay bit coplanar waveguide, and the output end of the second delay bit transmission line is connected with the second single-pole double-throw switch. The first delay bit transmission line and the second delay bit transmission line are both transmission lines formed by Rogers RT5880 substrate materials.
the coplanar waveguide is a coplanar microstrip transmission line, wherein a central conductor strip is manufactured on one surface of a dielectric substrate, and conductor planes are manufactured on two sides close to the central conductor strip; in the embodiments of the present application, the dielectric substrate of the delay-position coplanar waveguide is AL2O3the ceramic substrate has better temperature characteristics, and the dielectric constant of the ceramic substrate is slightly influenced by temperature change, so that the precision of the delay module can be effectively improved; in each delay unit, the length of the reference bit line is equal to the total length of the first delay bit line and the second delay bit line, and the phase difference between the two paths is completely determined by the ceramic substrate. In addition, in the extreme states of high and low temperatures, the phase changes of the transmission lines formed by the Rogers RT5880 substrate material are completely consistent in the reference state passage and the delay state passage so as to completely offset the influence of the extreme states of high and low temperatures, and the total phase difference of the reference state passage and the delay state passage at high and low temperatures is completely determined by the ceramic substrate, so that the precision of the delay module can be effectively improved.
The working principle of the utility model is as follows: when receiving broadband radio frequency signals, in each receiving unit, each receiving channel respectively receives radio frequency signals input from the outside, and after attenuation, low-noise amplification and phase shift, the radio frequency signals are input into a second combiner for synthesis, the synthesized signals are sent into a delay module for delay, the signals obtained by delay are subjected to low-noise amplification and then serve as output signals of the receiving unit, and the output signals of each receiving unit are simultaneously transmitted to a first combiner for synthesis and then output final radio frequency signals outwards through an equalizer; because the utility model comprises a plurality of receiving units, each receiving unit comprises a plurality of receiving channels, the delay amplifying assembly of the utility model has abundant channel resources; simultaneously, the utility model discloses a delay module includes a plurality of delay unit that connect gradually, in each delay unit, can be through switching first single-pole double-throw switch and second single-pole double-throw switch, switch the reference state route and the delay state route of delay unit, so that adjust the delay parameter of delay module in a flexible way, specifically speaking, suppose that the delay module contains four delay units, the delay of the delay state route of four delay units is 1 lambda, 2 lambda, 4 lambda, 8 lambda respectively, then can be through the switching of reference state route and delay state route in each delay unit during the actual use, obtain different delay parameters, for example, first delay unit switches to delay state route, all the other delay units switch to reference state route, then the delay parameter of whole delay module is 1 lambda; the second delay unit is switched to a delay state access, and the other delay units are switched to a reference state access, so that the delay of the whole delay module is 2 lambda; switch first delay cell and second delay cell to delay state route, all the other delay cells switch to benchmark state route, then the delay of whole delay module is 3 lambda, and in the same way, when wanting to adjust other required delay parameters (like 4 lambda, 5 lambda, 4 lambda, …, 15 lambda), only need to switch the route of each delay cell can, so the utility model discloses well delay module have the advantage that delay parameter is nimble adjustable.
while the foregoing description shows and describes the preferred embodiments of the present invention, it is to be understood, as noted above, that the invention is not limited to the forms disclosed herein, but is not intended to be exhaustive or to exclude other embodiments and may be used in various other combinations, modifications, and environments and is capable of changes within the scope of the inventive concept as expressed herein, commensurate with the above teachings, or the skill or knowledge of the relevant art. But that modifications and variations may be effected by those skilled in the art without departing from the spirit and scope of the invention, which is to be limited only by the claims appended hereto.
Claims (10)
1. A delay amplification module for wideband reception, characterized by: the device comprises a first combiner, an equalizer and a plurality of receiving units; the output end of each receiving unit is connected with a first combiner, the output end of the first combiner is connected with an equalizer, and the equalizer outputs signals after delay amplification;
Each receiving unit comprises a second combiner, a delay module, a first low-noise amplifier and a plurality of receiving channels; the output end of each receiving channel is connected with a second combiner, the output end of the second combiner is connected with a delay module, and the output end of the delay module is connected with the first combiner through a first low noise amplifier;
Each receiving channel comprises a numerical control attenuator, a second low-noise amplifier, a phase shifter and a third low-noise amplifier, wherein the numerical control attenuator is used for receiving externally input signals, and the output end of the numerical control attenuator is connected with a second combiner in the same receiving unit sequentially through the second low-noise amplifier, the phase shifter and the third low-noise amplifier.
2. a delay amplifying assembly for broadband reception according to claim 1, wherein: the number of the receiving units is two.
3. a delay amplifying assembly for broadband reception according to claim 1, wherein: each path of receiving unit comprises eight paths of receiving channels.
4. A delay amplifying assembly for broadband reception according to claim 1, wherein: the delay module comprises a plurality of delay units which are connected in sequence;
each delay unit comprises an isolator, a first single-pole double-throw switch, a reference state path, a delay state path and a second single-pole double-throw switch; in the same delay unit, the output end of the isolator is connected with a first single-pole double-throw switch, and the output end of the first single-pole double-throw switch is connected with a second single-pole double-throw switch through a reference state path and a delay state path respectively;
The input end of an isolator in the first delay unit is connected with the output end of the second combiner;
Between any two adjacent delay units, the output end of the second single-pole double-throw switch in the previous delay unit is connected with the input end of the isolator in the next delay unit;
In the last delay unit, the output end of the second single-pole double-throw switch is connected with the first low-noise amplifier.
5. A delay amplification module for wideband reception as claimed in claim 4, wherein: the reference state path comprises a reference bit transmission line, the input end of the reference bit transmission line is connected with the first single-pole double-throw switch, and the output end of the reference bit transmission line is connected with the second single-pole double-throw switch.
6. a delay amplifying assembly for broadband reception according to claim 5, wherein: the reference bit transmission line is formed by a Rogers RT5880 substrate material.
7. A delay amplification module for wideband reception as claimed in claim 6, wherein: the delay state path comprises a first delay bit transmission line, a second delay bit transmission line and a delay bit coplanar waveguide;
the input end of the first delay bit transmission line is connected with the first single-pole double-throw switch, and the output end of the first delay bit transmission line is connected with the first port of the delay bit coplanar waveguide; the input end of the second delay bit transmission line is connected with the second port of the delay bit coplanar waveguide, and the output end of the second delay bit transmission line is connected with the second single-pole double-throw switch.
8. A delay amplifying assembly for broadband reception according to claim 7, wherein: the first delay bit transmission line and the second delay bit transmission line are both transmission lines formed by Rogers RT5880 substrate materials.
9. a delay amplifying assembly for broadband reception according to claim 7, wherein: in each delay unit, the length of the reference bit line is equal to the total length of the first delay bit line and the second delay bit line.
10. A delay amplifying assembly for broadband reception according to claim 7, wherein: the dielectric substrate of the delay position coplanar waveguide is AL2O3A ceramic substrate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920933776.7U CN209805773U (en) | 2019-06-20 | 2019-06-20 | delay amplifying assembly for broadband receiving |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920933776.7U CN209805773U (en) | 2019-06-20 | 2019-06-20 | delay amplifying assembly for broadband receiving |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209805773U true CN209805773U (en) | 2019-12-17 |
Family
ID=68833849
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201920933776.7U Active CN209805773U (en) | 2019-06-20 | 2019-06-20 | delay amplifying assembly for broadband receiving |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209805773U (en) |
-
2019
- 2019-06-20 CN CN201920933776.7U patent/CN209805773U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7231189B2 (en) | Transmit and/or receive channel communication system with switchably coupled multiple filtering components | |
| CN110545112B (en) | Antenna switching circuit and terminal | |
| EP2122757B1 (en) | Antenna system | |
| CN211606531U (en) | Signal processing circuit and electronic equipment | |
| CN110190820A (en) | A kind of delay amplifier module for broadband reception | |
| CN114430119A (en) | Multi-beam phased array antenna and communication device | |
| CN111711466A (en) | Three-channel UWB radio frequency front end module | |
| US7911986B2 (en) | Apparatus and method for measuring bi-directional radio channel having multiple antenna | |
| WO2021022913A1 (en) | Quarter-wavelength structure millimeter wave switch | |
| CN210609164U (en) | Radio frequency control circuit and electronic equipment | |
| CN209805773U (en) | delay amplifying assembly for broadband receiving | |
| CN213846663U (en) | Radio frequency circuit and electronic equipment | |
| CN113675623A (en) | Time modulation phased array feed network chip and time modulation radio frequency system | |
| EP1190492B1 (en) | An arrangement in a radio system | |
| CN108880579B (en) | Switch matrix circuit with double-pole multi-throw and power distribution double-function switching | |
| CN218868217U (en) | 5G radio frequency front end module and 5G communication chip | |
| CN212324100U (en) | Power detection circuit and terminal equipment | |
| CN115118297B (en) | Radio frequency front end module, radio frequency receiving and transmitting system and communication equipment | |
| CN210093179U (en) | Delay amplification assembly with transceiving switching function | |
| CN213213464U (en) | Radio frequency structure and electronic equipment | |
| JP7174078B2 (en) | Radio unit for asynchronous TDD multi-band operation | |
| KR20200031980A (en) | Method and Apparatus for converting Transmitting/Receiving Frequency Signal in FDD Communication | |
| CN220307210U (en) | Radio frequency amplifying circuit based on time division duplex and radio frequency receiving and transmitting communication system | |
| EP1916780A2 (en) | Arrangement plus method to emulate a multi-path environment in a radio network arranged in or extended into an environment that is free of multi-path effects | |
| US20090289872A1 (en) | High Power Ultra-Linear TDD Switch |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |