CN209218054U - A kind of multistage adjusting digital regulation resistance - Google Patents
A kind of multistage adjusting digital regulation resistance Download PDFInfo
- Publication number
- CN209218054U CN209218054U CN201821576259.0U CN201821576259U CN209218054U CN 209218054 U CN209218054 U CN 209218054U CN 201821576259 U CN201821576259 U CN 201821576259U CN 209218054 U CN209218054 U CN 209218054U
- Authority
- CN
- China
- Prior art keywords
- control chip
- pin
- capacitor
- resistor
- digital potentiometer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 96
- 230000001105 regulatory effect Effects 0.000 claims 3
- 230000003750 conditioning effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 238000001914 filtration Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000005034 decoration Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Attenuators (AREA)
Abstract
The utility model discloses a kind of multistage adjusting digital regulation resistances, comprising: first voltage input terminal, second voltage input terminal, the first control chip, the second control chip, first resistor, second resistance, 3rd resistor and the 4th resistance；First voltage input terminal be separately connected first resistor, second resistance, first control chip the first pin and third pin；First resistor is also connect with the 9th pin of the first control chip, and second resistance is also connect with the 7th pin of the first control chip；4th pin of the first control chip is connect with the second pin of the second control chip；Second voltage input terminal be separately connected 3rd resistor, the 4th resistance, second control chip the first pin and second control chip the 7th pin；3rd resistor is also connect with the 8th pin of the second control chip, and the 4th resistance is also connect with the 9th pin of the second control chip.Using the utility model embodiment, the flexibility of output resistance control can be improved, realize that high-precision is adjusted.
Description
Technical Field
The utility model relates to an electronic circuit technical field especially relates to a multistage regulation digital potentiometer.
Background
The Digital potentiometer is rapidly developed at home and abroad, and is also called a numerical control programmable resistor, and is a novel CMOS Digital and analog mixed signal processing integrated circuit for replacing a traditional mechanical potentiometer (analog potentiometer). The digital potentiometer adopts a numerical control mode to adjust the resistance value, has the obvious advantages of flexible use, high adjustment precision, no contact, low noise, difficult contamination, vibration resistance, interference resistance, small volume, long service life and the like, and can replace mechanical potentiometers in many fields. At present, digital potentiometers are rapidly popularized at home and abroad, and are widely applied to the fields of detection instruments, PCs, mobile phones, household appliances, modern office equipment, industrial control, medical equipment and the like. The currently used digital potentiometer realizes the output of different resistors by changing the input step number, usually uses a single digital potentiometer for adjustment, and although the resistance adjustment can be realized, a plurality of problems exist, for example, the digital potentiometer has limited resistance adjustment precision, so that the precise adjustment cannot be realized.
SUMMERY OF THE UTILITY MODEL
The embodiment of the utility model provides a multistage regulation digital potentiometer can improve the flexibility of output resistance control, realizes the high accuracy and adjusts.
In order to achieve the above object, an embodiment of the present invention provides a multi-stage adjustment digital potentiometer, including: the circuit comprises a first voltage input end, a second voltage input end, a first control chip, a second control chip, a first resistor, a second resistor, a third resistor and a fourth resistor; wherein,
the first voltage input end is respectively connected with the first end of the first resistor, the first end of the second resistor, the first pin of the first control chip and the third pin of the first control chip; a second end of the first resistor is connected with a ninth pin of the first control chip, and a second end of the second resistor is connected with a seventh pin of the first control chip;
the second pin, the eighth pin, the tenth pin and the eleventh pin of the first control chip are all grounded;
a fourth pin of the first control chip is connected with a second pin of the second control chip;
the second voltage input end is respectively connected with the first end of the third resistor, the first end of the fourth resistor, the first pin of the second control chip and the seventh pin of the second control chip; a second end of the third resistor is connected with an eighth pin of the second control chip, and a second end of the fourth resistor is connected with a ninth pin of the second control chip;
and a sixth pin of the second control chip is grounded.
As an improvement of the above scheme, the multi-stage adjustment digital potentiometer further comprises a first capacitor, a second capacitor and a third capacitor; wherein,
a first end of the first capacitor is connected with the first voltage input end, and a second end of the first capacitor is connected with a second pin of the first control chip;
the first end of the second capacitor is grounded, and the second end of the second capacitor is connected with the fourteenth pin of the first control chip;
the first end of the third capacitor is connected with the fourth pin of the first control chip, and the second end of the third capacitor is grounded.
As an improvement of the above scheme, the multi-stage adjustment digital potentiometer further comprises a fourth capacitor, a fifth capacitor and a sixth capacitor; wherein,
a first end of the fourth capacitor is grounded, and a second end of the fourth capacitor is connected with a second pin of the second control chip;
a first end of the fifth capacitor is connected with a first end of the fourth capacitor and a fourth pin of the second control chip respectively, and a second end of the fifth capacitor is connected with a fifth pin of the second control chip;
and the first end of the sixth capacitor is connected with the seventh pin of the second control chip, and the second end of the sixth capacitor is grounded.
As an improvement of the above scheme, the multi-stage regulation digital potentiometer further comprises a third voltage input end, a third control chip, a fifth resistor and a sixth resistor; wherein,
a second pin of the third control chip is connected with a fourteenth pin of the first control chip;
the third voltage input end is respectively connected with the first end of the fifth resistor, the first end of the sixth resistor, the first pin of the third control chip and the seventh pin of the third control chip; a second end of the fifth resistor is connected with an eighth pin of the third control chip, and a second end of the sixth resistor is connected with a ninth pin of the third control chip;
and a sixth pin of the third control chip is grounded.
As an improvement of the above scheme, the multi-stage adjustment digital potentiometer further comprises a seventh capacitor, an eighth capacitor and a ninth capacitor; wherein,
a first end of the seventh capacitor is grounded, and a second end of the seventh capacitor is connected with a second pin of the third control chip;
a first end of the eighth capacitor is connected with a first end of the seventh capacitor and a fourth pin of the third control chip respectively, and a second end of the eighth capacitor is connected with a fifth pin of the third control chip;
and a first end of the ninth capacitor is connected with a seventh pin of the third control chip, and a second end of the ninth capacitor is grounded.
As an improvement of the above scheme, the multi-stage adjustment digital potentiometer further comprises a seventh resistor, and a tenth pin of the second control chip is connected with a tenth pin of the third control chip; and a first end of the seventh resistor is connected with a tenth pin of the second control chip, and a second end of the seventh resistor is connected with a voltage output end.
As a modification of the above scheme, the first control chip is an AD5252 chip.
As a modification of the above scheme, the second control chip is an AD5272 chip.
As a modification of the above scheme, the third control chip is an AD5272 chip.
Drawings
Fig. 1 is a circuit diagram of a multi-stage digital potentiometer according to an embodiment of the present invention;
fig. 2 is a circuit diagram of another multi-stage digital potentiometer according to an embodiment of the present invention;
fig. 3 is a circuit diagram of another multi-stage digital potentiometer according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative efforts belong to the protection scope of the present invention.
It should be noted that the digital potentiometer, which is actually an adjustable resistor divider, can control the output resistor via a digital input. If the adjustable resistance of the digital potentiometer is Ra and the adjustable step number is S, when the adjustable step number is M, the output resistance is as follows:for example, a 1K omega digital potentiometer, the adjustable step number is 256, and when the adjustable step number is 64, the output resistor
Referring to fig. 1, fig. 1 is a circuit diagram of a multi-stage adjustment digital potentiometer according to an embodiment of the present invention; the method comprises the following steps: a first voltage input terminal IN1, a second voltage input terminal IN2, a first control chip U1, a second control chip U2, a first resistor R1, a second resistor R2, a third resistor R3 and a fourth resistor R4; wherein,
the first voltage input terminal IN1 is respectively connected with a first end of the first resistor R1, a first end of the second resistor R2, a first pin of the first control chip U1 and a third pin of the first control chip U1; a second end of the first resistor R1 is connected with a ninth pin of the first control chip U1, and a second end of the second resistor R2 is connected with a seventh pin of the first control chip U1;
the second pin, the eighth pin, the tenth pin and the eleventh pin of the first control chip U1 are all grounded;
a fourth pin of the first control chip U1 is connected with a second pin of the second control chip U2;
the second voltage input terminal IN2 is respectively connected to the first end of the third resistor R3, the first end of the fourth resistor R4, the first pin of the second control chip U2 and the seventh pin of the second control chip U2; a second end of the third resistor R3 is connected with an eighth pin of the second control chip U2, and a second end of the fourth resistor R4 is connected with a ninth pin of the second control chip U2;
the sixth pin of the second control chip U2 is grounded.
Specifically, the first resistor R1 is a pull-up resistor, which can ensure that the first control chip U1 operates in a minimum output power state. The second resistor R2 is a pull-up resistor, which can make the MOS tube in the first control chip U1 in a conducting state. The first voltage input terminal IN1 and the second voltage input terminal IN2 each input a dc voltage of 3.3V.
The third resistor R3 is a pull-up resistor, which can ensure that the second control chip U2 works in a minimum output power state. The fourth resistor R4 is a pull-up resistor, which can make the MOS transistor in the second control chip U2 in a conducting state.
Preferably, the first control chip U1 is an AD5252 chip, and the first control chip U1 is a coarse-tuning digital potentiometer; the second control chip U2 is an AD5272 chip, and the second control chip U2 is a fine-tuning digital potentiometer. The adjustable resistors of the digital potentiometers with different specifications in each step are fixed and unchanged, and in order to realize high-precision adjustment, the embodiment of the invention realizes step adjustment by connecting the coarse adjustment digital potentiometer and the fine adjustment digital potentiometer in series. Firstly, the resistance value is roughly adjusted to be close to the required resistance through the rough adjustment digital potentiometer, and then the required resistance is finely adjusted through the fine adjustment digital potentiometer, so that the flexibility of output resistance control can be improved, and high-precision adjustment is realized.
The multi-stage digital potentiometer shown in fig. 2 is a coarse digital potentiometer coupled in series with a fine digital potentiometer. If the adjustable resistance of the first control chip U1 (coarse tuning) is 20K Ω, the number of adjusting steps is 1024 steps, and the resistance value adjusted in each step is 19.5 Ω; the adjustable resistance of the second control chip U2 (fine tuning) is 1K Ω, the number of tuning steps is 256, and the resistance value tuned in each step is 3.9 Ω. If the output resistor 45 Ω is required, in the case of only the first control chip U1, it is not accurate enough to adjust the actual output in two steps to 39 Ω (19.5 × 2 ═ 39) and adjust the actual output in3 steps to 58.5 Ω (19.5 × 3 ═ 58.5). If step adjustment is used, the first control chip U1 is used to roughly adjust the resistance value in two steps to 39 Ω (19.5 × 2+39 ═ 39), and then the second control chip U2 is used to finely adjust the resistance value in two steps to 46.8 Ω (3.9 × 2+39 ═ 46.8), so that the actual output resistance value 46.8 Ω is close to the preset output resistance value 45 Ω, and the precision is improved.
Preferably, the multi-stage adjusting digital potentiometer further comprises a first capacitor C1, a second capacitor C2 and a third capacitor C3; a first end of the first capacitor C1 is connected to the first voltage input terminal IN1, and a second end of the first capacitor C1 is connected to the second pin of the first control chip U1; a first end of the second capacitor C2 is grounded, and a second end of the second capacitor C2 is connected with a fourteenth pin of the first control chip U1; the first end of the third capacitor C3 is connected with the fourth pin of the first control chip U1, and the second end of the third capacitor C3 is grounded.
In particular, the first capacitor C1, the second capacitor C2 and the third capacitor C3 all play a role of filtering.
Preferably, the multi-stage adjusting digital potentiometer further comprises a fourth capacitor C4, a fifth capacitor C5 and a sixth capacitor C6; a first end of the fourth capacitor C4 is grounded, and a second end of the fourth capacitor C4 is connected with a second pin of the second control chip U2; a first end of the fifth capacitor C5 is connected to a first end of the fourth capacitor C4 and the fourth pin of the second control chip U2, respectively, and a second end of the fifth capacitor C5 is connected to the fifth pin of the second control chip U2; the first end of the sixth capacitor C6 is connected to the seventh pin of the second control chip U2, and the second end of the sixth capacitor C6 is grounded.
In particular, the fourth capacitor C4, the fifth capacitor C5 and the sixth capacitor C6 all play a role of filtering.
Further, referring to fig. 2, fig. 2 is a circuit diagram of another multi-stage adjustment digital potentiometer according to an embodiment of the present invention; when a coarse adjustment digital potentiometer and a fine adjustment digital potentiometer are connected in series, a fine adjustment digital potentiometer can be connected in series, and the adjustment accuracy of the two fine adjustment potentiometers can be different, so that more accurate adjustment can be realized. Such as the output OUT1 shown in fig. 2, may be connected in series with a digital potentiometer.
Preferably, the multi-stage digital potentiometer further comprises a third voltage input terminal IN3, a third control chip U3, a fifth resistor R5 and a sixth resistor R6; wherein,
a second pin of the third control chip U3 is connected with a fourteenth pin of the first control chip U1;
the third voltage input terminal IN3 is respectively connected to the first terminal of the fifth resistor R5, the first terminal of the sixth resistor R6, the first pin of the third control chip U3 and the seventh pin of the third control chip U3; a second end of the fifth resistor R5 is connected to the eighth pin of the third control chip U3, and a second end of the sixth resistor R6 is connected to the ninth pin of the third control chip U3; the sixth pin of the third control chip U3 is grounded.
Preferably, the third control chip U3 is an AD5272 chip. The third voltage input terminal IN3 inputs 3.3V dc voltage. The fifth resistor R5 is a pull-up resistor, which can ensure that the third control chip U3 operates in a minimum output power state. The sixth resistor R6 is a pull-up resistor, which can turn on the MOS transistor in the third control chip U3.
Preferably, the multi-stage adjusting digital potentiometer further comprises a seventh capacitor C7, an eighth capacitor C8 and a ninth capacitor C9; a first end of the seventh capacitor C7 is grounded, and a second end of the seventh capacitor C7 is connected to the second pin of the third control chip U3; a first end of the eighth capacitor C8 is connected to a first end of the seventh capacitor C7 and the fourth pin of the third control chip U3, respectively, and a second end of the eighth capacitor C8 is connected to the fifth pin of the third control chip U3; the first end of the ninth capacitor C9 is connected to the seventh pin of the third control chip U3, and the second end of the ninth capacitor C9 is grounded.
In particular, the seventh capacitor C7, the eighth capacitor C8 and the ninth capacitor C9 all play a role of filtering.
Furthermore, a coarse adjustment digital potentiometer and a fine adjustment digital potentiometer are connected in series to realize step adjustment, although the output range and the precision can be improved, the precision is limited, in order to further improve the precision, the two fine adjustment digital potentiometers can be connected in parallel and then connected in series with the coarse adjustment digital potentiometer, and the output precision can be further improved.
Preferably, referring to fig. 3, the multi-stage digital potentiometer further comprises a seventh resistor R7, and the tenth pin of the second control chip U2 is connected to the tenth pin of the third control chip U3; the first end of the seventh resistor R7 is connected to the tenth pin of the second control chip U2, and the second end of the seventh resistor R7 is connected to the voltage output terminal OUT.
The second control chip U2 and the third control chip U3 are connected in parallel by connecting a tenth pin of the second control chip U2 with a tenth pin of the third control chip U3.
If the adjustable resistors of the second control chip U2 (fine tuning) and the third control chip U3 are 1K Ω, the number of tuning steps is 256, and the tuning resistance value at each step is 3.9 Ω. When the second control chip U2 and the third control chip U3 are adjusted by one step, the output resistance value after parallel connection is equal to(the same way of solving the parallel resistance after the two resistors are connected in parallel); when the second control chip U2 adjusts for one step (3.9 omega), the third control chip U3 adjusts for two steps (7.8 omega), and the output resistance value after the parallel connection is at this timeThe more digital potentiometers that are connected in parallel, the higher the accuracy of the output.
Compared with the prior art, the utility model discloses a multistage regulation digital potentiometer improves the regulation precision through establishing ties or parallelly connected a plurality of digital potentiometers, has solved and has used single digital potentiometer to adjust among the prior art, leads to the problem of unable accurate regulation. The utility model discloses a multistage adjustment digital potentiometer can realize changing the high accuracy resistance output of precision on a large scale through hierarchical variable precision digital potentiometer, has improved the flexibility of output resistance control, has realized the high accuracy and has adjusted, can reduce the cost that the high accuracy was adjusted simultaneously.
The foregoing is a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, a plurality of improvements and decorations can be made without departing from the principle of the present invention, and these improvements and decorations are also considered as the protection scope of the present invention.
Claims (9)
1. A multi-level adjustable digital potentiometer, comprising: the circuit comprises a first voltage input end, a second voltage input end, a first control chip, a second control chip, a first resistor, a second resistor, a third resistor and a fourth resistor; wherein,
the first voltage input end is respectively connected with the first end of the first resistor, the first end of the second resistor, the first pin of the first control chip and the third pin of the first control chip; a second end of the first resistor is connected with a ninth pin of the first control chip, and a second end of the second resistor is connected with a seventh pin of the first control chip;
the second pin, the eighth pin, the tenth pin and the eleventh pin of the first control chip are all grounded;
a fourth pin of the first control chip is connected with a second pin of the second control chip;
the second voltage input end is respectively connected with the first end of the third resistor, the first end of the fourth resistor, the first pin of the second control chip and the seventh pin of the second control chip; a second end of the third resistor is connected with an eighth pin of the second control chip, and a second end of the fourth resistor is connected with a ninth pin of the second control chip;
and a sixth pin of the second control chip is grounded.
2. The multi-level adjustment digital potentiometer according to claim 1, further comprising a first capacitor, a second capacitor, and a third capacitor; wherein,
a first end of the first capacitor is connected with the first voltage input end, and a second end of the first capacitor is connected with a second pin of the first control chip;
the first end of the second capacitor is grounded, and the second end of the second capacitor is connected with the fourteenth pin of the first control chip;
the first end of the third capacitor is connected with the fourth pin of the first control chip, and the second end of the third capacitor is grounded.
3. The multi-level adjustment digital potentiometer according to claim 1, further comprising a fourth capacitor, a fifth capacitor, and a sixth capacitor; wherein,
a first end of the fourth capacitor is grounded, and a second end of the fourth capacitor is connected with a second pin of the second control chip;
a first end of the fifth capacitor is connected with a first end of the fourth capacitor and a fourth pin of the second control chip respectively, and a second end of the fifth capacitor is connected with a fifth pin of the second control chip;
and the first end of the sixth capacitor is connected with the seventh pin of the second control chip, and the second end of the sixth capacitor is grounded.
4. The multi-level regulation digital potentiometer according to claim 1, further comprising a third voltage input, a third control chip, a fifth resistor, and a sixth resistor; wherein,
a second pin of the third control chip is connected with a fourteenth pin of the first control chip;
the third voltage input end is respectively connected with the first end of the fifth resistor, the first end of the sixth resistor, the first pin of the third control chip and the seventh pin of the third control chip; a second end of the fifth resistor is connected with an eighth pin of the third control chip, and a second end of the sixth resistor is connected with a ninth pin of the third control chip;
and a sixth pin of the third control chip is grounded.
5. The multi-stage conditioning digital potentiometer according to claim 4, further comprising a seventh capacitor, an eighth capacitor, and a ninth capacitor; wherein,
a first end of the seventh capacitor is grounded, and a second end of the seventh capacitor is connected with a second pin of the third control chip;
a first end of the eighth capacitor is connected with a first end of the seventh capacitor and a fourth pin of the third control chip respectively, and a second end of the eighth capacitor is connected with a fifth pin of the third control chip;
and a first end of the ninth capacitor is connected with a seventh pin of the third control chip, and a second end of the ninth capacitor is grounded.
6. The multi-level regulation digital potentiometer according to claim 4, further comprising a seventh resistor, wherein the tenth pin of the second control chip is connected to the tenth pin of the third control chip; and a first end of the seventh resistor is connected with a tenth pin of the second control chip, and a second end of the seventh resistor is connected with a voltage output end.
7. The multi-stage regulating digital potentiometer according to claim 1, wherein the first control chip is an AD5252 chip.
8. The multi-stage regulating digital potentiometer according to claim 1, wherein the second control chip is an AD5272 chip.
9. The multi-stage regulating digital potentiometer according to claim 4, wherein the third control chip is an AD5272 chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821576259.0U CN209218054U (en) | 2018-09-26 | 2018-09-26 | A kind of multistage adjusting digital regulation resistance |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821576259.0U CN209218054U (en) | 2018-09-26 | 2018-09-26 | A kind of multistage adjusting digital regulation resistance |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209218054U true CN209218054U (en) | 2019-08-06 |
Family
ID=67454783
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201821576259.0U Active CN209218054U (en) | 2018-09-26 | 2018-09-26 | A kind of multistage adjusting digital regulation resistance |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209218054U (en) |
-
2018
- 2018-09-26 CN CN201821576259.0U patent/CN209218054U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Yuce et al. | Universal current-mode active-C filter employing minimum number of passive elements | |
| CN112187214B (en) | IO impedance calibration circuit and method of FPGA | |
| CN101699691A (en) | Multi-order multi-parameter adjustable electrical load device | |
| Abaci et al. | A new DVCC+ based second-order current-mode universal filter consisting of only grounded capacitors | |
| US7865163B2 (en) | Time constant automatic adjusting circuit, filter circuit system, and method of automatically adjusting time constant | |
| US20180234081A1 (en) | Pseudo resistor with tunable resistance | |
| CN209218054U (en) | A kind of multistage adjusting digital regulation resistance | |
| CN110380731A (en) | A kind of D/A conversion circuit | |
| CN1723464A (en) | Integrated circuit with automatic pin-strapping configuration | |
| CN104181473A (en) | Current source calibrating circuit | |
| CN109742492B (en) | Second-order high-pass adjustable filter | |
| Karybakas et al. | Low-sensitive CCII-based biquadratic filters offering electronic frequency shifting | |
| Tangsrirat et al. | Electronically tunable low-component-count current-mode biquadratic filter using dual-output current followers | |
| CN204314764U (en) | Band gap voltage generative circuit | |
| Chaichana et al. | Current-mode MISO filter using CCCDTAs and grounded capacitors | |
| CN110311650B (en) | Low-pass filter circuit, low-pass filter and CMOS chip | |
| Horng et al. | Three-inputs-one-output current-mode universal biquad using two current conveyors | |
| CN109067371A (en) | A kind of non-resistance Network Programmable gain amplifier circuit | |
| CN108319316A (en) | A kind of band gap reference voltage source circuit | |
| Al-Hashimi et al. | Current-mode delay equalizer design using multiple output OTAs | |
| CN112114264B (en) | Battery electric quantity detection system | |
| CN110166384B (en) | Differential signal transmission circuit and communication device | |
| US5300834A (en) | Circuit with a voltage-controlled resistance | |
| Tangsrirat et al. | Cascadable multiple-input single-output current-mode universal filter based on current differencing buffered amplifiers | |
| Koton et al. | Design of Fractional Order Elements’ Series |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |