CN209104140U - Chip-packaging structure and electronic equipment - Google Patents
Chip-packaging structure and electronic equipment Download PDFInfo
- Publication number
- CN209104140U CN209104140U CN201821611765.9U CN201821611765U CN209104140U CN 209104140 U CN209104140 U CN 209104140U CN 201821611765 U CN201821611765 U CN 201821611765U CN 209104140 U CN209104140 U CN 209104140U
- Authority
- CN
- China
- Prior art keywords
- chip
- substrate
- image sensing
- packaging structure
- optics
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Solid State Image Pick-Up Elements (AREA)
Abstract
This disclosure relates to chip encapsulation technology field, a kind of chip-packaging structure and electronic equipment are disclosed.The chip-packaging structure includes substrate, connector, image sensing module and supplementary module, and the image sensing module and the supplementary module utilize substrate progress integral type encapsulation;The image sensing module includes image sensing chip, first surface of the image sensing chip package in the substrate;The supplementary module includes at least one optics companion chip, at least one described optics companion chip is encapsulated in the second surface of the substrate, and is electrically connected by the substrate and the image sensing chip;The connector connects on the substrate, for being electrically connected for the chip-packaging structure with outside elements.The embodiment of the present disclosure can be improved the integrated level of chip package mould group and reduce the total volume of mould group.
Description
Technical field
This disclosure relates to chip encapsulation technology field, and set more particularly, to a kind of chip-packaging structure and electronics
It is standby.
Background technique
Along with the progress of science and technology and stepping up for user demand, the integrated level of electronic equipment is higher and higher.
In order to adapt to this development trend, electronic equipment each class component, device used in is also faced with, volume higher to integrated level
Smaller, the higher direction transformation of standardization level.
However, important component of the optical finger print chip as the electronic equipment with optical finger print identification function, by
The influence of its packaged type, integrated level are limited by very large.Current optical finger print chip generally uses the light of separate type
Fingerprint module packaging scheme is learned, image sensing chip, companion chip and the connector of usual such optical finger print mould group stick respectively
Be affixed on different substrates, then by flexible circuit board (Flexible Printed Circuit, FPC) by supplementary module,
The realizations such as image sensing chip module, connector electrical connection.Such mode integrated level is low, and volume is big, and is difficult to realize standard
Change, it is difficult to meet the market demand.
Utility model content
For the problems in background technique, present disclose provides a kind of chip-packaging structure and electronic equipments, effectively improve
Chip package integrated level, reduces volume, while improving standardization level.
In a first aspect, providing a kind of chip-packaging structure, comprising: substrate, connector, image sensing module and auxiliary mould
Block, the image sensing module and the supplementary module carry out integral type encapsulation using the substrate;The image sensing module
Including image sensing chip, first surface of the image sensing chip package in the substrate;The supplementary module includes extremely
A few optics companion chip, at least one described optics companion chip is encapsulated in the second surface of the substrate, and passes through institute
Substrate is stated to be electrically connected with the image sensing chip;The connector connection on the substrate, is used to supply the core
Chip package is electrically connected with outside elements.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the connector is connected to the base
The first surface or second surface of plate;Specifically, the image sensing chip and at least one described optics companion chip point
The main part of the first surface and second surface of the substrate is not set, and the connector is connected to the first of the substrate
Surface or the edge part of second surface.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the substrate further includes multiple sides
One of side of the substrate is arranged in face, the connector.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the first surface is the substrate
Main surface, the second surface is the back side that the substrate and the main surface are away from each other.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the image sensing module further includes
The top of the image sensing chip is arranged in lens module, the lens module, for assembling or leading target optical signal
Guide to the image sensing chip.
As the disclosure provide chip-packaging structure a kind of optional implementation, the lens module include lens barrel and
Be housed in the optical lens of the lens barrel, the image sensing chip includes optical sensor array, the optical lens with it is described
Optical sensor array carries out optical path alignment setting.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the lens module further includes filtering
Piece, the optical filter are housed in the lens barrel, and between the optical lens and the image sensing chip, the optical filtering
Piece prevents it from entering the optical sensor array for external disturbance light to be isolated.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the image sensing module is optics
Finger print detecting module, the target optical signal are the fingerprint detection light reflected from finger surface, wherein the fingerprint detection light is logical
It crosses the optical lens and assembles or direct into the image sensing chip, the image sensing chip is for detecting the fingerprint
Detection light is to carry out optical finger print imaging.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the image sensing chip passes through the
One adhesive fits to the first surface of the substrate, and the pad on its surface is connected to the substrate by the first metal wire
The contact that is electrically connected of first surface.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the optics companion chip passes through the
Two adhesives fit to the second surface of the substrate, and the pad on its surface is connected to the substrate by the second metal wire
The contact that is electrically connected of second surface, and connection line and the image sensing core of the optics companion chip by the substrate
Piece is electrically connected.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the substrate is with through silicon via
Silicon substrate, the image sensing chip are connected to the first surface of the silicon substrate, and the image by the pad of its bottom surface
The through silicon via of at least partly pad and the silicon substrate of sensing chip is electrically connected.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the optics companion chip passes through it
The pad of bottom surface is connected to the second surface of the silicon substrate, and at least portion of the optics companion chip in a manner of face-down bonding
Pad is divided to be electrically connected by the through silicon via and the image sensing chip.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the supplementary module further includes at least
One capacitor, at least one described capacitor are connected to the fringe region of the second surface of the substrate by scolding tin.
As a kind of optional implementation for the chip-packaging structure that the disclosure provides, the supplementary module further includes plastic packaging
The optics companion chip and at least one described capacitor are sealed in the second surface of the substrate by material, the plastic packaging material, and
So that the surfacing of the chip-packaging structure.
Second aspect provides a kind of electronic equipment, the optical finger print including display screen and below the display screen
Detection device, the optical finger print detection device include chip-packaging structure as described above.
The embodiment of the present disclosure by the way that image sensing chip and optics companion chip to be individually enclosed in two surfaces of substrate,
The integral type encapsulation for realizing the image sensing chip and the optics companion chip, can not only reduce the step of chip package
Suddenly, the integrated level of chip package is improved, and reduces the total volume of chip package mould group, while improving the standardization of chip package
Degree.
Detailed description of the invention
One or more embodiments are illustrated by the picture in corresponding attached drawing, these exemplary theorys
The bright restriction not constituted to embodiment, the element in attached drawing with same reference numbers label are expressed as similar element, remove
Non- to have special statement, composition does not limit the figure in attached drawing.
Fig. 1 is the chip-packaging structure schematic diagram according to one embodiment of the disclosure;
Fig. 2 is the flow chart according to the chip packaging method of one embodiment of the disclosure;
Fig. 3 to Fig. 9 is the schematic diagram of the manufacture craft of chip-packaging structure shown in FIG. 1;
Figure 10 is chip-packaging structure schematic diagram according to another embodiment of the present disclosure;
Figure 11 is the flow chart of chip packaging method according to another embodiment of the present disclosure.
Specific embodiment
To keep the purposes, technical schemes and advantages of the embodiment of the present disclosure clearer, below in conjunction with attached drawing to the disclosure
Each embodiment be explained in detail.However, it will be understood by those skilled in the art that in each embodiment of the disclosure
In, many technical details are proposed in order to make reader more fully understand the disclosure.But even if without these technical details and
Based on the various changes and modifications of following embodiment, disclosure technical solution claimed also may be implemented.
Fig. 1 is the chip-packaging structure schematic diagram according to one embodiment of the disclosure.As shown in Figure 1, the chip package
Structure, comprising: substrate 100, supplementary module 200, image sensing module 300 and connector 400.The image sensing module 300,
The supplementary module 200 and the connector 400 realize the high integration encapsulation of integral type by the substrate 100.
Wherein, the substrate 100 includes main surface, the back side being away from each other with the main surface and connect the main surface
With multiple sides at the back side, more specifically, the main surface and the back side can for be respectively the substrate 100 upper surface and under
Surface.The lower surface of the substrate 100 is arranged in the supplementary module 200;The image sensing module 300 is arranged in the base
The upper surface of plate 100, and it is located at the main part of the substrate 100.
The connector 400 is used to be electrically connected for the chip-packaging structure with external unit, can be specific
The upper surface or lower surface of the substrate 100 are set, for example, in one embodiment, the connector 400 can be set
In the upper surface of the substrate 100, and it is located at the edge part of substrate 100, as shown in Figure 1;Alternatively, in other embodiments
In, the edge part in 100 lower surface of substrate also can be set in the connector 400.Alternatively, the connector 400 may be used also
To be connected to one of surface of the substrate 100.In other words, in embodiment of the disclosure, the connector 400
Mounting means and installation site are not limited to the structure of Fig. 1;In addition, the specification and outlet method of the connector 400 can be with
It is decided according to the actual requirements, the embodiment of the present disclosure does not limit this yet.
In the embodiment of the present disclosure, the substrate 100 can be PCB substrate, have through silicon via (TSV) silicon substrate, ceramic base
Plate or organic material substrate etc., upper and lower surfaces can be used to carry out chip package simultaneously.For example, shown in Fig. 1
In embodiment, the image sensing module 300 and the connector 400 are encapsulated in the upper surface of substrate 100, and the auxiliary mould
Block 200 is encapsulated in the lower surface of substrate 100.Meanwhile the substrate 100 can also include needed for chip-packaging structure work
Functional circuit (or auxiliary circuit) and relevant connection line;Also, 100 surface of substrate also pre-production has multiple
Be electrically connected contact, it is described be electrically connected contact for commonly to weld, face-down bonding, narrowband automatic welding or metal lead wire bonding etc. in a manner of
It is electrically connected with the supplementary module 200, the image sensing module 300 and the connector 400 etc..The electrical connection
Point can also be connected with the connection line inside the substrate 100, to realize the electrically mutual of the chip-packaging structure entirety
Even.
The image sensing module 300 can be specially optical finger print detection module, and it may include image sensing core
Piece 301 and lens module 302.Wherein, the image sensing chip 301 can be cmos image sensor (CIS) chip, set
It sets in the upper surface of substrate 100, and is located at the main part of substrate 100, for example, the image sensing chip 301 can pass through
Adhesive 502 is bonded the upper surface for being fixed on substrate 100.
Also, the image sensing chip 301 includes being located therein the optical sensor array in region and being arranged on side
The pad 602 of edge.The optical sensor array mainly for detection of via the target optical signal of the lens module 302 to realize
Optical imagery, in a particular embodiment, the target optical signal can be excitation light source in the fingerprint inspection that finger reflects and is formed
Light is surveyed, the fingerprint detection light is transferred to the optical sensor array of the image sensing chip 301, institute by lens module 302
Stating optical sensor array can detecte the fingerprint detection light to realize that optical finger print is imaged.The pad 602 can pass through gold
Belong to the contact that is electrically connected that line 702 is connected to 100 upper surface of substrate, to realize the optical sensor chip 301 and the substrate 100
Electrically interconnection.
The top of the image sensing chip 301 is arranged in the lens module 302, for target optical signal to be assembled or
Person directs into the image sensing chip 301;For example, the lens module 302 can be fixed on the shadow by adhesive 503
As the surface of sensing chip 301.In one embodiment, as shown in Figure 1, the lens module 302 can specifically include lens barrel
303, optical lens 304 and optical filter 305;Wherein, the optical lens 304 and the receiving of the optical filter 305 are arranged described
The inside of lens barrel 303, and the optical filter 305 is located at it of the optical lens 304 and the image sensing chip 301
Between.The optical lens 304 is mainly used for carrying out optical path convergence or guiding, the optical filter 305 to the target optical signal
It can be infrared fileter, the Infrared jamming light or other interference light of external environment are mainly used for isolating, to avoid above-mentioned
Interference light interferes the optical imagery of the image sensing chip 301.
In the embodiment shown in fig. 1, the bottom of the lens barrel 303 can be fitted in the image by adhesive 503
The periphery of the optical sensor array of sensing chip 301, and the pad 602 is located at the outside of the lens barrel 303 and convenient for institute
State the routing connection of metal wire 702.
The supplementary module 200 includes optics companion chip 201, capacitor 202 and plastic packaging material 203.Wherein, the optics is auxiliary
Chip 201 is helped to can be one or more, it can be for for assisting the image sensing module 300 to carry out optical finger print inspection
The companion chip of survey or other kinds of optical detection.The optics companion chip 201 can in the lower surface of substrate 100,
For example, the optics companion chip 201 can be bonded the lower surface for being fixed on substrate 100 by adhesive 501, and in the light
Learn the lower surface that its main surface after companion chip 201 is bonded deviates from the substrate 100.The master of the optics companion chip 201
Surface edge zone is additionally provided with pad 601, and the pad 601 is connected to and 100 lower surface of substrate by metal wire 701
The contact that is electrically connected, and realize by the metal wire 701 connection line of the optics companion chip 201 with the substrate 100
Electrical interconnection.
Depending on the capacitor 202 can have one or more, specific number that can design needs according to actual circuit, set
Set in the lower surface of substrate 100, and be located at substrate 100 edge part, for example, the capacitor 202 can by scolding tin 801 with
The mode of surface mount (SMT) is weldingly fixed on the lower surface of substrate 100.The scolding tin 801 can be used as electric connection medium,
Realize that the capacitor 202 and the contact that is electrically connected of 100 lower surface of substrate are connected.
The plastic packaging material 203 covers the optics companion chip 201 and the capacitor 202, to assist the optics
Chip 201 and the capacitor 202 are sealed in the lower surface of the substrate 100, while protecting the optics companion chip 201 and institute
State capacitor 202.The plastic packaging material 203 not only may be implemented 100 lower surface of substrate component (including the optics auxiliary
Chip 201, the capacitor 202 and described metal wire 701 etc.) sealing, while also providing for subsequent technique higher smooth
Degree, wherein the plastic packaging material 203 can be epoxide resin material or organic insulating material etc..
The connector 400 is mainly used for for (such as the control of electronic equipment of the chip-packaging structure and external unit
Unit, processing unit or other electric components) it is electrically connected, to realize that the image sensing module 300 and outside are single
The communication role of member, to realize finger print identifying or other function.In the embodiment shown in fig. 1, the connector 400 is set
It sets in the upper surface of substrate 100, and is located at the edge part of the substrate 100, for example, the connector 400 can pass through weldering
Tin 802 is weldingly fixed on the substrate 100 in a manner of surface-pasted, wherein the scolding tin 802 and table on the substrate 100
The contact that is electrically connected in face is connected, and can be used as electric connection medium, realizes the electrical property of the connector 400 and the substrate 100
Interconnection.
In embodiment of the disclosure, described adhesive 501,502,503 can have bonding for glue or glue film etc.
Property substance, it is corresponding to be respectively used to fit to optical finger print companion chip 201 and image sensing chip 301 substrate 100
Surface, and lens barrel 303 is fitted in the upper surface of image sensing chip 301 or substrate 100.
In the embodiment shown in fig. 1, the pad 601 of the optics companion chip 201 passes through the metal wire 701 and adopts
The contact that is electrically connected of 100 lower surface of substrate is connected to routing technique, thus realize the optics companion chip 201 with it is described
The electric connection of substrate 100.Analogously, the pad 602 of the image sensing chip 301 passes through the metal wire 702 and adopts
The contact that is electrically connected of 100 upper surface of substrate is connected to routing technique, thus realize the image sensing chip 301 with it is described
The electric connection of substrate 100.Wherein, the metal wire 701 and 702 is the electric connection medium of the chip-packaging structure, tool
There can be to body the metal of satisfactory electrical conductivity for aluminium, copper, nickel, silver, gold etc..
Wherein, the pad 601 and 602 can be understood as the optics companion chip 201 and the image sensing chip
301 pins being connect with the substrate 100.It should be noted that its of optics companion chip 201 and image sensing chip 301
In a surface previously prepared respectively can have the pad 601 and 602, as shown in Figure 1, optics companion chip 201 and image
Another surface of sensing chip 301, to be bonded with the lower surface of the substrate 100 or upper surface.In disclosed implementation
In example, such as foregoing description, the capacitor 202 can fit under the substrate 100 using SMT technique and by scolding tin 801
The marginal portion on surface, and be connected by scolding tin 801 with the contact that is electrically connected of the substrate 100, wherein the capacitor 202 at this time
It realizes and is electrically connected with the substrate 100.
On the other hand, one or more image sensing cores can be arranged in the image sensing module 300 according to actual needs
Piece 301, correspondingly, the image sensing module 300 may include one or more lens modules 302 to cooperate described one
Or more image sensing chips 301 carry out optical imagery.Alternatively, the image sensing module 300 uses more image sensing cores
When piece 301, wherein at least partial image sensing chip 301 can share a lens module 302.Embodiment shown in Fig. 1
In, the image sensing chip 301 directly fits the upper surface that the substrate 100 is arranged in, alternatively, the image sensing
Chip 301 can also be embedded to the upper surface of the substrate 100, specifically, the upper table of the substrate 100 using flush type technique
The region that face is used to be arranged the image sensing chip 301 could be formed with groove, and the image sensing chip 301 can be down to
Small part is housed in the inside grooves and carries out being bonded fixation with the bottom surface of the groove, is further increased using aforesaid way
The integrated level of the chip-packaging structure.
In the embodiment shown in fig. 1, the lens module 302 can fit to the image by adhesive 503 and pass
The upper surface of sense chip 301;In other alternate embodiments, lens module 302 can also fit to the upper table of the substrate 100
Face, i.e., the stage of the described lens barrel 303 be connected across the periphery of the image sensing chip 301 and with the image sensing chip 301
The substrate surface in outside carries out fitting fixation.The application to the laminating type of the lens module 302 without specifically limited, as long as energy
It is enough that the optical sensor array of the optical lens 304 and the optical filter 305 and the image sensing chip 301 is subjected to optical path
Alignment setting.The optical lens 304 and the optical filter 305 can be provided separately, as shown in Figure 1, the optical filter
305 are located at the lower section of the optical lens 304, the optical lens 304 and the optical filter 305 can also be integrated in one
It rises, alternatively, the optical filter 305 can also be fitted in the optical sensor array surface of the image sensing chip 301.
In a particular embodiment, the lens module 302 of the image sensing module 300 can be arranged one according to actual needs
Piece or multi-disc optical lens 304, the optical lens 304 can be specially lens, such as non-spherical lens.It is real in other substitutions
It applies in example, the optical lens 304 can also be replaced using beam path alignment device or other optical path modulation devices, the optical frames
First 304 and the optical filter 305 can also directly fit or be integrated into 301 surface of image sensing module or inside,
Without the lens barrel 303 is additionally arranged.
Based on chip-packaging structure shown in FIG. 1, the embodiment of the present disclosure also provides a kind of chip packaging method, the chip
Packaging method can be used for making chip-packaging structure as shown in Figure 1.Referring to Fig. 2, it is a reality according to the disclosure
The flow chart of the chip packaging method of example is applied, to more fully understand chip packaging method that the disclosure provides, extremely below with reference to Fig. 3
Chip packaging method shown in Fig. 2 is described in the schematic diagram of the manufacture craft of chip-packaging structure described in Fig. 9.Its
In, Fig. 3 is the schematic diagram for the substrate that the chip packaging method uses;Fig. 4 is that optics companion chip is arranged in substrate following table
The schematic diagram in face;Fig. 5 is the schematic diagram that capacitor is fitted to base lower surface;Fig. 6 is to use plastic packaging material by optics companion chip
With capacitor plastic packaging base lower surface schematic diagram;Fig. 7 is the schematic diagram that image sensing chip is disposed on the substrate to surface;Figure
8 be schematic diagram lens module being arranged in above image sensing chip;Fig. 9 is the schematic diagram that connector is fitted to substrate.
Specifically, the chip packaging method mainly comprises the steps that
Step S101 provides the substrate for chip package, and processes required circuit in the substrate, and be designed as required
Size;
Referring to Fig. 3, the substrate 100 that step S101 is provided can be PCB substrate, the silicon substrate with TSV, ceramic substrate
Or organic material is substantially etc., in step s101, the substrate 100 first can be ground to required size, including length
Degree, width and thickness etc., then required functional circuit (or auxiliary circuit) and connection line are made by etch process, together
When presumptive area on the surface of the substrate 100 make the various contacts that are electrically connected, for the subsequent substrate 100 and core to be packaged
Piece or mould group carry out typical connection and prepare.
Optics companion chip is fitted to the lower surface of the substrate by step S102;
It, can be by adhesive 501 by one or multiple optics companion chips 201 referring to Fig. 4, in step s 102
The lower surface of the substrate 100 is fitted in a manner of flip-chip packaged, and uses routing technique by the optics companion chip 201
Pad 601 and the contact that is electrically connected of 100 lower surface of substrate be electrically connected by metal wire 701.
Described adhesive 501 can have the material of adhesiveness for glue or glue film etc., as long as can be by the optics
Companion chip 201 fits to the lower surface of the substrate 100.The pad 601 of the optics companion chip 201 is understood that
The pin being connect for the optics companion chip 201 with the substrate 100.It should be noted that in the optics companion chip
Before 201 are bonded with the substrate 100, the main surface (non-binding face) of the optics companion chip 201 is made in advance
The pad 601 is had, therefore, in step s 102, in the case where the optics companion chip 201 is fitted in the substrate 100
After surface, metal routing technique can be directly used by the pad 601 of the optics companion chip 201 and pass through metal wire 701
It is connected to the contact that is electrically connected of the lower surface of the substrate 100.
Capacitor is welded to the lower surface edge region of the substrate by step S103;
Referring to Fig. 5, specifically, in step s 103, the capacitor 202 can be one or more, can use
SMT technique and the lower surface edge region that the substrate 100 is welded to by scolding tin 801, wherein the scolding tin 801 is in addition to carrying out
Other than being welded and fixed of the capacitor 202 and the substrate 100, the capacitor 202 also is realized as electric connection medium simultaneously
With the electric connection of the contact that is electrically connected of 100 lower surface of substrate.
It should be appreciated that there is no stringent tandems by step S102 and step S103 during actual process, namely
It is to say, the capacitor 202 can also first be welded to the lower surface edge region of the substrate 100, then carry out the optics again
The fitting of companion chip 201 is connected with routing.
The optics companion chip and the capacitor are sealed in the following table of the substrate by plastic packaging material by step S104
Face;
Specifically, referring to Fig. 6, being fixed on the substrate 100 in the optics companion chip 201 and the capacitor 202
It later, can be using plastic packaging material 203 and using plastic package process by the optics companion chip 201 and described in step S104
Capacitor 202 is sealed in the lower surface of the substrate 100 together with the pad 601, the metal wire 701, described scolding tin 801 etc..
The plastic packaging material 203 can be that epoxide resin material or organic insulating material etc. are not only completed after step S104 execution
The lower surface sealing of the substrate 100, while also higher flatness is provided for subsequent technique.
Image sensing chip is fitted to the upper surface of the substrate by step S105;
Referring to Fig. 7, in step s105, can use adhesive 502 first and be bonded the image sensing chip 301
To the main part of 100 upper surface of substrate, described adhesive 502 can be equally glue or glue film etc. with adhesiveness
Material;Then, being electrically connected the pad 602 of the image sensing chip 301 and 100 upper surface of substrate using routing technique
Contact is electrically connected by metal wire 702.
The image sensing chip 301 can be specially the CIS chip with optical sensor array, wherein the pad
602 can fringe region with pre-production on 301 surface of image sensing chip, therefore, in step s105, in the shadow
It is fitted in as sensing chip 301 after the upper surface of the substrate 100, metal routing technique can be directly used by the shadow
As the pad 602 of sensing chip 301 passes through the contact that is electrically connected that metal wire 702 is connected to the upper surface of the substrate 100.
The top of the image sensing chip is arranged in lens module by step S106;
Referring to Fig. 8, in step s 106, firstly, being arranged optical lens 304 and optical filter 305 inside lens barrel 303
Lens module is formed, wherein the lower section of the optical lens 304 is arranged in the optical filter 305, the optical lens 304 can
To include at least a piece of non-spherical lens.Then, the lens module is fitted to by the image sensing core by adhesive 503
The surface of piece 301;Specifically, the bottom of the lens barrel 303 of the lens module can be fitted to and the image sensing core
The peripheral surface of the optical sensor array of piece 301, and the bonding position of the lens module needs to guarantee the optical lens
304 and the optical sensor array of the optical filter 305 and the image sensing chip 301 carry out optical path and be directed at setting.
Connector is welded to the substrate, for the electrical property of the chip-packaging structure and external unit by step S107
Connection;
Specifically, referring to Fig. 9, the connector 400 be mainly used for for the chip-packaging structure and external unit it
Between electric connection one connectivity port or connection medium are provided, for example the connector 400 can be used to implement the figure
As the communication role of sensing chip 301 and external unit, the base can be welded to using SMT technique and by scolding tin 802
The top surface edge portion of plate 100, wherein the scolding tin 802 is solid in addition to the welding for carrying out the connector 400 and the substrate 100
Other than fixed, also while as medium is electrically connected, the contact that is electrically connected of the connector 400 and 100 upper surface of substrate is realized
Electric connection.
In disclosure chip packaging method provided by the above embodiment, through the above steps, it can produce such as Fig. 1
Shown in chip-packaging structure.
It should be appreciated that although above-described embodiment is first pasted with the image sensing chip 301 and lens module of image sensing mould group
It closes the substrate 100 and carries out being welded and fixed for the connector 400 again later, in for his alternate embodiment, the connection
Device 400 can also be first welded to after the substrate 100 carries out the image sensing chip 301 and the fitting of lens module is solid again
Fixed, i.e. step S107 can also be executed before step S105.
In addition to this, person of ordinary skill in the field can know, chip package actually provided in this embodiment
There is no stringent tandems for most of steps of method, for example, the connector 400 and/or shadow of 100 upper surface of the substrate
Fitting installation can also be first carried out as sensing mould group, capacitor 202 and the optics for then carrying out 100 lower surface of substrate again are auxiliary
Help the fitting of chip 201.
On the other hand, although the step S107 of chip packaging method provided by the above embodiment is to pass through surface mount process
The connector 400 is installed to the upper surface of the substrate 100 where the image sensing chip 301, another real
It applies in example, the connector 400 can also be installed to the optics by surface mount or other techniques and the capacitor 202
The lower surface of the substrate 100 where companion chip 201.Alternatively, the connector 400 can also be using independent one attachment
Step fits to one of side of the substrate 100, and in this case, the side of the substrate 100 needs system in advance
Work has corresponding connecting pin to carry out fitting installation for the connector 400.
Referring to Fig. 10, it is chip-packaging structure schematic diagram according to another embodiment of the present disclosure.Shown in Figure 10
Chip-packaging structure it is similar with chip-packaging structure shown in FIG. 1, the main distinction is, in chip package shown in Fig. 10
The substrate 100 of structure is using the silicon substrate with through silicon via (TSV), to replace the gold of chip-packaging structure shown in FIG. 1
Belong to line 701 and 702.
In chip-packaging structure shown in Fig. 10, the pad of image sensing chip 301 be can be set in bottom, i.e., its with
The binding face of 100 upper surface of substrate, and pass through the upper surface that scolding tin 502 is welded to the substrate 100, the image sensing
At least partly pad of chip 301 may be coupled to the through silicon via of the substrate 100, and further pass through the through silicon via and institute
State substrate 100 connection line or the chip-packaging structure other electricity components (such as optics companion chip 201 or
Connector 400 etc.) it is electrically connected.Since the image sensing chip 301 and the connector 400 are welded by scolding tin
The upper surface fixed to the substrate 100 is connect, therefore the image sensing chip 301 can be by same with the connector 400
Joining Technology (such as surface mount process) Lai Shixian is welded to the upper surface of the substrate 100 while electrically connect
It connects, to reduce processing step.
Similar, the patch in itself and the substrate 100 similarly can be set in the pad of the optics companion chip 201
Conjunction face, and the lower surface of the substrate 100 is welded to by scolding tin 501 using flip-chip bonding process.Also, the optics auxiliary
At least partly pad of chip 201 may be coupled to the through silicon via of the substrate 100, and further pass through the through silicon via and institute
State the connection line of substrate 100 or other electricity components (such as image sensing chip of the chip-packaging structure
301, the connector 400 and capacitor 201 etc.) it is electrically connected.Due to the optics companion chip 201 and the capacitor
202 be to be welded and fixed by scolding tin and electrically interconnected, therefore the optics companion chip 201 and the capacitor 202 can
To realize while be welded to the lower surface of the substrate 100 by a same flip-chip bonding process and be electrically connected, from
And reduce processing step.
Based on chip-packaging structure shown in Fig. 10, the disclosure furthermore provides another chip packaging method, Figure 11
It is the flow chart according to the chip packaging method of one embodiment of the disclosure.The chip packaging method can be used for preparing figure
Chip-packaging structure shown in 10.The chip packaging method specifically includes:
S201 to circuit needed for processing on substrate, and is designed as required size;
Optics companion chip and capacitor, the lower surface of the substrate is fitted to using SMT technique by S202, and passes through scolding tin
It is connected with the contact that is electrically connected of the base lower surface, wherein at least partly pad of the optics companion chip passes through the scolding tin
It is connected to the through silicon via of the substrate;
The optics companion chip and the capacitor are sealed in the substrate by plastic packaging material using plastic package process by S203
Lower surface;
Image sensing chip and connector, the upper surface of the substrate is fitted to using SMT technique by S204, and passes through weldering
Tin is connected with the contact that is electrically connected of the upper surface of base plate, wherein at least partly pad of the image sensing chip passes through the weldering
Tin is connected to the through silicon via of the substrate;
In step S204, the substrate silicon can be passed through between the image sensing chip and the image sensing chip
Through-hole, which is realized, to be electrically connected, and in other words, at least one pad of the image sensing chip of the upper surface of base plate passes through described
The optics companion chip of through silicon via and the base lower surface is electrically connected.
Lens module is fitted to the top of the image sensing chip, and the lens module by adhesive by S205
Optical lens be directed at setting with the image sensing chip.
In the chip packaging method shown in Figure 11, the image sensing chip and the connector can be by same primary
Surface mount process is connected to the upper surface of the substrate;In other alternate embodiments, the connector can also be with institute
Optics companion chip is stated by same one-time surface attachment process to be connected to the lower surface of the substrate, to reduce technique step
Suddenly.Alternatively, the connector can also be connected to one of side of the substrate using an individual laminating step.
The chip-packaging structure that the above-mentioned each embodiment of the disclosure provides can be adapted for the core of optical finger print detection device
Piece encapsulation, especially suitable for having the electronic equipment for shielding lower optical finger print detection device.Specifically, it provides based on the above embodiment
Chip-packaging structure, the embodiment of the present disclosure furthermore provides a kind of electronic equipment, the electronic equipment include display screen and
Optical finger print detection device below the display screen is set, wherein the optical finger print detection device may include such as with
The chip-packaging structure of upper embodiment description.More specifically, the display screen can be OLED display screen or LCD display,
When using OLED display screen, the part display pixel that the optical finger print detection device can use the OLED display screen is come
Excitation light source as optical finger print detection;And when using LCD display, the optical finger print detection device can configure volume
The excitation light source that outer light source detects as optical finger print.
Although present disclosure includes many details, these are not necessarily to be construed as to any utility model or require to protect
The limitation of the range of shield, but be interpreted to can be retouching for feature specific to the specific embodiment to specific utility model
It states.Certain features described in this patent document can also combine reality in a single embodiment in the context of separate embodiments
It is existing.On the contrary, the various features described in the context of single embodiment can also be implemented separately in various embodiments or with
Any suitable sub-portfolio form is realized.It works in certain combinations moreover, although feature can be described above as, and
It is even initially so claimed, but in some cases can be from from claimed combined one or more features
It is deleted in combination, and claimed combination can be related to the deformation of sub-portfolio or sub-portfolio.
Similarly, although describing operation in the accompanying drawings with particular order, this should not be construed as requiring these operations
The particular order shown in successively executes in sequence, or require execute it is all shown in operate, to realize desired knot
Fruit.Moreover, the various individual system units in the embodiment described in this patent document should not be construed as in all implementations
This separation is needed in example.
It will be understood by those skilled in the art that the various embodiments described above are the specific embodiments of realization the application, and
In practical applications, can to it, various changes can be made in the form and details, without departing from scope of the present application.
Claims (16)
1. a kind of chip-packaging structure, which is characterized in that described including substrate, connector, image sensing module and supplementary module
Image sensing module and the supplementary module utilize substrate progress integral type encapsulation;
The image sensing module includes image sensing chip, first table of the image sensing chip package in the substrate
Face;
The supplementary module includes at least one optics companion chip, at least one described optics companion chip is encapsulated in the base
The second surface of plate, and be electrically connected by the substrate and the image sensing chip;
The connector connects on the substrate, for being electrically connected for the chip-packaging structure with outside elements.
2. chip-packaging structure according to claim 1, which is characterized in that the connector is connected to the of the substrate
One surface or second surface.
3. chip-packaging structure according to claim 2, which is characterized in that the image sensing chip and described at least one
A optics companion chip is separately positioned on the main part of the first surface and second surface of the substrate, and the connector connects
In the first surface of the substrate or the edge part of second surface.
4. chip-packaging structure according to claim 1, which is characterized in that the substrate further includes multiple sides, described
One of side of the substrate is arranged in connector.
5. chip-packaging structure according to claim 1, which is characterized in that the first surface is the main table of the substrate
Face, the second surface are the substrate and the back side that the main surface is away from each other.
6. chip-packaging structure according to claim 1, which is characterized in that the image sensing module further includes camera lens mould
The top of the image sensing chip is arranged in block, the lens module, for assembling or directing into institute for target optical signal
State image sensing chip.
7. chip-packaging structure according to claim 6, which is characterized in that the lens module includes lens barrel and is housed in
The optical lens of the lens barrel, the image sensing chip include optical sensor array, the optical lens and the optics sense
Array is answered to carry out optical path alignment setting.
8. chip-packaging structure according to claim 7, which is characterized in that the lens module further includes optical filter, institute
It states optical filter and is housed in the lens barrel, and between the optical lens and the image sensing chip, the optical filter is used
In isolation external disturbance light to prevent it from entering the optical sensor array.
9. chip-packaging structure according to claim 7, which is characterized in that the image sensing module is optical finger print inspection
Module is surveyed, the target optical signal is the fingerprint detection light reflected from finger surface, wherein the fingerprint detection light is described in
The image sensing chip is assembled or directed into optical lens, and the image sensing chip is for detecting the fingerprint detection light
To carry out optical finger print imaging.
10. chip-packaging structure according to claim 1, which is characterized in that the image sensing chip is viscous by first
Mixture fits to the first surface of the substrate, and the pad on its surface is connected to the first of the substrate by the first metal wire
The contact that is electrically connected on surface.
11. chip-packaging structure according to claim 10, which is characterized in that the optics companion chip is viscous by second
Mixture fits to the second surface of the substrate, and the pad on its surface is connected to the second of the substrate by the second metal wire
The contact that is electrically connected on surface, and the optics companion chip by the connection line of the substrate and the image sensing chip into
Row is electrically connected.
12. chip-packaging structure according to claim 1, which is characterized in that the substrate is the silicon substrate with through silicon via
Plate, the image sensing chip are connected to the first surface of the silicon substrate, and the image sensing by the pad of its bottom surface
The through silicon via of at least partly pad and the silicon substrate of chip is electrically connected.
13. chip-packaging structure according to claim 12, which is characterized in that the optics companion chip passes through its bottom surface
Pad the second surface of the silicon substrate, and at least partly weldering of the optics companion chip are connected in a manner of face-down bonding
Disk is electrically connected by the through silicon via and the image sensing chip.
14. chip-packaging structure according to any one of claim 1 to 13, which is characterized in that the supplementary module is also
Including at least one capacitor, at least one described capacitor is connected to the fringe region of the second surface of the substrate by scolding tin.
15. chip-packaging structure according to claim 14, which is characterized in that the supplementary module further includes plastic packaging material,
The optics companion chip and at least one described capacitor are sealed in the second surface of the substrate by the plastic packaging material, and are made
The surfacing of the chip-packaging structure.
16. a kind of electronic equipment, which is characterized in that the optical finger print including display screen and below the display screen detects dress
It sets, the optical finger print detection device includes the chip-packaging structure as described in any one of claims 1 to 15.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201821611765.9U CN209104140U (en) | 2018-09-29 | 2018-09-29 | Chip-packaging structure and electronic equipment |
CN201920929428.2U CN210040172U (en) | 2018-09-29 | 2018-09-29 | Chip packaging structure and electronic equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201821611765.9U CN209104140U (en) | 2018-09-29 | 2018-09-29 | Chip-packaging structure and electronic equipment |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201920929428.2U Division CN210040172U (en) | 2018-09-29 | 2018-09-29 | Chip packaging structure and electronic equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
CN209104140U true CN209104140U (en) | 2019-07-12 |
Family
ID=67154199
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201821611765.9U Active CN209104140U (en) | 2018-09-29 | 2018-09-29 | Chip-packaging structure and electronic equipment |
CN201920929428.2U Active CN210040172U (en) | 2018-09-29 | 2018-09-29 | Chip packaging structure and electronic equipment |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201920929428.2U Active CN210040172U (en) | 2018-09-29 | 2018-09-29 | Chip packaging structure and electronic equipment |
Country Status (1)
Country | Link |
---|---|
CN (2) | CN209104140U (en) |
-
2018
- 2018-09-29 CN CN201821611765.9U patent/CN209104140U/en active Active
- 2018-09-29 CN CN201920929428.2U patent/CN210040172U/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN210040172U (en) | 2020-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6882020B2 (en) | Camera module | |
CN101359080B (en) | Camera module | |
US8605211B2 (en) | Low rise camera module | |
US6873034B2 (en) | Solid-state imaging device, method for producing same, and mask | |
US9455358B2 (en) | Image pickup module and image pickup unit | |
US9760754B2 (en) | Printed circuit board assembly forming enhanced fingerprint module | |
CN107170769B (en) | Packaging structure and packaging method of image sensing chip | |
CN106653790B (en) | Iris recognition imaging module packaging structure and packaging method thereof | |
CN112740647A (en) | Photosensitive assembly, camera module and manufacturing method thereof | |
US20040256687A1 (en) | Optical module, method of manufacturing the same, and electronic instrument | |
CN108010931B (en) | Packaging structure and packaging method of optical fingerprint chip | |
US9281339B1 (en) | Method for mounting chip on printed circuit board | |
US20060273249A1 (en) | Image sensor chip package and method of manufacturing the same | |
US20180247962A1 (en) | Image sensor package structure and packaging method thereof | |
CN103582286B (en) | Circuit board assemblies and camera module | |
CN109417081A (en) | Chip-packaging structure, method and electronic equipment | |
KR940007594B1 (en) | Solid-state imager assembly | |
US11049899B2 (en) | Encapsulation structure of image sensing chip, and encapsulation method therefor | |
CN209104140U (en) | Chip-packaging structure and electronic equipment | |
CN208580745U (en) | A kind of encapsulating structure of optical finger print chip | |
CN111371975A (en) | Camera module packaging structure | |
JP4361300B2 (en) | OPTICAL MODULE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE | |
CN103915461B (en) | Cmos image sensor method for packing | |
TWI728737B (en) | Camera module package structure | |
US20160267371A1 (en) | Ic module, ic card, and ic module substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |