CN209086805U - A kind of dual processor CPCI mainboard based on Godson with self-test - Google Patents
A kind of dual processor CPCI mainboard based on Godson with self-test Download PDFInfo
- Publication number
- CN209086805U CN209086805U CN201822259432.0U CN201822259432U CN209086805U CN 209086805 U CN209086805 U CN 209086805U CN 201822259432 U CN201822259432 U CN 201822259432U CN 209086805 U CN209086805 U CN 209086805U
- Authority
- CN
- China
- Prior art keywords
- godson
- processor
- chip
- self
- monitoring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The utility model discloses a kind of dual processor CPCI mainboard based on Godson with self-test, the mainboard is equipped with Godson primary processor, the mating bridge chip of Godson 2H, Godson auxiliary processor and monitoring processor, central processing unit is integrated on the mating bridge chip of Godson 2H, graphics processor and I/O interface, the mating bridge chip of Godson 2H is attached with the Godson primary processor and Godson auxiliary processor by I/O interface, the Godson primary processor and Godson auxiliary processor are integrated with fixed-point processor and floating point processor, voltage acquisition chip is integrated on the monitoring processor, temperature acquisition chip and FLASH memory, the monitoring processor is connected to Godson primary processor by twin wire universal serial bus, the mating bridge chip of Godson 2H and Godson auxiliary processor.The utility model is relatively reliable and computing capability is stronger.
Description
Technical field
The utility model relates to CPCI computer motherboard technical field more particularly to a kind of pairs based on Godson with self-test
Processor CPCI mainboard.
Background technique
Godson primary processor is the domestic processor based on MIPS (single-length fixed point instruction averagely executes speed) instruction set,
Its autonomous controllable characteristic makes it have very big advantage in special dimensions such as national defence, safety, largely solves calculating
The problem of machine information safety.But Godson primary processor compares also gap with external top processor in dominant frequency, causes to count
Calculation ability relative deficiency;And since domestic chip designs and manufactures technique and external also gap, lead to computer stability phase
To deficiency.
Utility model content
(1) the technical issues of solving
In view of the deficiencies of the prior art, the utility model provides a kind of dual processor CPCI based on Godson with self-test
Mainboard solves the problems, such as that existing mainboard computing capability is bad.
(2) technical solution
To achieve the above object, the utility model provides the following technical solutions: a kind of double places based on Godson with self-test
Device CPCI mainboard is managed, the mainboard is equipped with Godson primary processor, the mating bridge chip of Godson 2H, Godson auxiliary processor and monitoring
Processor is integrated with central processing unit, graphics processor and I/O interface, the Godson on the mating bridge chip of Godson 2H
The mating bridge chip of 2H is attached with the Godson primary processor and Godson auxiliary processor by I/O interface, the main place of Godson
Reason device and Godson auxiliary processor are integrated with fixed-point processor and floating point processor, are integrated with voltage on the monitoring processor and adopt
Collection chip, temperature acquisition chip and FLASH memory, the monitoring processor are connected to Godson by twin wire universal serial bus
Primary processor, the mating bridge chip of Godson 2H and Godson auxiliary processor.
Preferably, the working frequency of the Godson primary processor is 800MHzGHz, the work of the mating bridge chip of Godson 2H
Working frequency is higher than 1GHz.
Preferably, the support chips group such as Force Integrated Graphics Processor (IGP) Nforce and south bridge, north bridge in the mating bridge chip of Godson 2H
Function.
Preferably, the control chip of the monitoring processor is single-chip microcontroller, and the single-chip microcontroller is connected with reset circuit, power supply
The peripheral circuits such as circuit, warning circuit and crystal oscillating circuit.
Preferably, the monitoring processor is connected to monitor terminal by data-interface, and the monitoring processor passes through I2C
Bus is connected to the monitor terminal.
Preferably, the mainboard is equipped with control switch.
(3) beneficial effect
The utility model provides a kind of dual processor CPCI mainboard based on Godson with self-test, has following beneficial
Effect: in the present invention, to realize that processor security is controllable, computer selects Godson main processor platform, it independently may be used
The characteristic of control makes it have very big advantage in special dimensions such as national defence, safety, largely solves computerized information peace
Full problem;For raising computing capability, mutually cooperated using Godson primary processor and Godson auxiliary processor, Godson main process task
It is integrated with central processing unit and fixed-point processor, floating point processor on device and Godson auxiliary processor, strengthens computing capability, to mention
High system reliability is selected single-chip microcontroller to detect as independent monitoring processor to situations such as whole plate voltage, temperature, and is passed through
Computer bus or wireless module are connected to monitor terminal, find system exception in time, and take corresponding measure.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of the utility model.
In figure: 1, Godson primary processor;2, the mating bridge chip of Godson 2H;3, Godson auxiliary processor;4, processor is monitored;5,
Central processing unit;6, graphics processor;7, I/O interface;8, voltage acquisition chip;9, temperature acquisition chip;10, FLASH is stored
Device;11, peripheral circuit;12, fixed-point processor;13, floating point processor;14, monitor terminal.
Specific embodiment
The following will be combined with the drawings in the embodiments of the present invention, carries out the technical scheme in the embodiment of the utility model
Clearly and completely describe, it is clear that the described embodiments are only a part of the embodiments of the utility model, rather than whole
Embodiment.Based on the embodiments of the present invention, those of ordinary skill in the art are without making creative work
Every other embodiment obtained, fall within the protection scope of the utility model.
As shown in Figure 1, it is proposed that following embodiments: a kind of dual processor CPCI mainboard based on Godson with self-test, institute
Mainboard is stated equipped with Godson primary processor 1, the mating bridge chip 2 of Godson 2H, Godson auxiliary processor 3 and monitors processor 4, it is described
Central processing unit 5, graphics processor 6 and I/O interface 7, the mating bridge of Godson 2H are integrated on the mating bridge chip 2 of Godson 2H
Chip 2 is attached with the Godson primary processor 1 and Godson auxiliary processor 3 by I/O interface 7, the Godson primary processor 1
With fixed-point processor 12 and floating point processor 13 are integrated on Godson auxiliary processor 3, be integrated with electricity on the monitoring processor 4
Acquisition chip 8, temperature acquisition chip 9 and FLASH memory 10 are pressed, the monitoring processor 4 passes through twin wire universal serial bus
It is connected to the mating bridge chip 2 of Godson primary processor 1, Godson 2H and Godson auxiliary processor 3.
In the present embodiment, the working frequency of the Godson primary processor 1 is 800MHzGHz, the mating bridge of Godson 2H
The working frequency of chip 2 is higher than 1GHz.
In the present embodiment, graphics processor and south bridge, north bridge etc. is integrated in the mating bridge chip 2 of the Godson 2H to match
Cover chipset function.
In the present embodiment, the control chip of the monitoring processor 4 is single-chip microcontroller, and the single-chip microcontroller is connected with reset electricity
The peripheral circuits such as road, power circuit, warning circuit and crystal oscillating circuit 11.
In the present embodiment, the monitoring processor 4 is connected to monitor terminal 14, the monitoring processing by data-interface
Device 4 is connected to the monitor terminal 14 by I2C bus.
In the present embodiment, the mainboard is equipped with control switch.
In the present embodiment, the model 3A1500 of Godson primary processor 1, the model of singlechip control chip
AT89S52。
In Fig. 1, in the present invention, to realize that processor security is controllable, computer selects Godson primary processor 1 flat
Platform, its autonomous controllable characteristic make it have very big advantage in special dimensions such as national defence, safety, largely solve meter
Calculate the problem of machine information safety;To improve computing capability, using Godson primary processor 1 and the mutually collaboration work of Godson auxiliary processor 3
Make, is integrated with central processing unit 5 and fixed-point processor 12, floating point processor on Godson primary processor 1 and Godson auxiliary processor 3
13, strengthen computing capability, to improve system reliability, select single-chip microcontroller as independent monitoring processor 4, to whole plate voltage,
Situations such as temperature, is detected, and is connected to monitor terminal 14 by computer bus or wireless module, finds that system is different in time
Often, and corresponding measure is taken.
It should be noted that, in this document, relational terms such as first and second and the like are used merely to a reality
Body or operation are distinguished with another entity or operation, are deposited without necessarily requiring or implying between these entities or operation
In any actual relationship or order or sequence.Moreover, the terms "include", "comprise" or its any other variant are intended to
Non-exclusive inclusion, so that the process, method, article or equipment including a series of elements is not only wanted including those
Element, but also including other elements that are not explicitly listed, or further include for this process, method, article or equipment
Intrinsic element.In the absence of more restrictions, the element limited by sentence "including a ...", it is not excluded that
There is also other identical elements in process, method, article or equipment including the element.
While there has been shown and described that the embodiments of the present invention, for the ordinary skill in the art,
It is understood that these embodiments can be carried out with a variety of variations in the case where not departing from the principles of the present invention and spirit, repaired
Change, replacement and variant, the scope of the utility model is defined by the appended claims and the equivalents thereof.
Claims (6)
1. a kind of dual processor CPCI mainboard based on Godson with self-test, it is characterised in that: the mainboard is equipped with Godson master
Processor (1), the mating bridge chip of Godson 2H (2), Godson auxiliary processor (3) and monitoring processor (4), the Godson 2H are mating
Central processing unit (5), graphics processor (6) and I/O interface (7), the mating bridge core of Godson 2H are integrated on bridge chip (2)
Piece (2) is attached with the Godson primary processor (1) and Godson auxiliary processor (3) by I/O interface (7), the Godson master
Fixed-point processor (12) and floating point processor (13) are integrated on processor (1) and Godson auxiliary processor (3), at the monitoring
It manages and is integrated with voltage acquisition chip (8), temperature acquisition chip (9) and FLASH memory (10) on device (4), at the monitoring
It manages device (4) and Godson primary processor (1), the mating bridge chip of Godson 2H (2) and Godson pair is connected to by twin wire universal serial bus
Processor (3).
2. a kind of dual processor CPCI mainboard based on Godson with self-test according to claim 1, it is characterised in that: institute
The working frequency for stating Godson primary processor (1) is 800MHzGHz, and the working frequency of the mating bridge chip of Godson 2H (2) is height
In 1GHz.
3. a kind of dual processor CPCI mainboard based on Godson with self-test according to claim 1, it is characterised in that: institute
It states in the mating bridge chip of Godson 2H (2) and is integrated with the support chips group function such as graphics processor and south bridge, north bridge.
4. a kind of dual processor CPCI mainboard based on Godson with self-test according to claim 1, it is characterised in that: institute
The control chip for stating monitoring processor (4) is single-chip microcontroller, and the single-chip microcontroller is connected with reset circuit, power circuit, warning circuit
And the peripheral circuits such as crystal oscillating circuit (11).
5. a kind of dual processor CPCI mainboard based on Godson with self-test according to claim 1, it is characterised in that: institute
It states monitoring processor (4) to be connected to monitor terminal (14) by data-interface, the monitoring processor (4) is connected by I2C bus
It is connected to the monitor terminal (14).
6. a kind of dual processor CPCI mainboard based on Godson with self-test according to claim 1, it is characterised in that: institute
Mainboard is stated equipped with control switch.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201822259432.0U CN209086805U (en) | 2018-12-29 | 2018-12-29 | A kind of dual processor CPCI mainboard based on Godson with self-test |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201822259432.0U CN209086805U (en) | 2018-12-29 | 2018-12-29 | A kind of dual processor CPCI mainboard based on Godson with self-test |
Publications (1)
Publication Number | Publication Date |
---|---|
CN209086805U true CN209086805U (en) | 2019-07-09 |
Family
ID=67127731
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201822259432.0U Active CN209086805U (en) | 2018-12-29 | 2018-12-29 | A kind of dual processor CPCI mainboard based on Godson with self-test |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN209086805U (en) |
-
2018
- 2018-12-29 CN CN201822259432.0U patent/CN209086805U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102590588A (en) | Instantaneous power-down monitoring device and power-down processing method for DC power supply | |
CN202522610U (en) | Direct current power supply power failure monitoring device | |
CN110858441A (en) | Electric energy rapid reporting system/method, electric energy meter and medium | |
CN209086805U (en) | A kind of dual processor CPCI mainboard based on Godson with self-test | |
CN103390898B (en) | Dynamic reactive power compensation controller based on instant sequence component power | |
CN103091580A (en) | Micro-grid electric energy monitoring device based on ARM | |
CN204556816U (en) | A kind of electric energy meter communication debugger | |
CN207019485U (en) | A kind of temperature regulating device of new copper furnace | |
CN206282267U (en) | A kind of computer fault alarm system | |
CN211603329U (en) | Voltage detection system | |
CN202033417U (en) | Power saving rate verification system of power saver | |
CN204989384U (en) | Little earth current trouble route selection device | |
CN104569606A (en) | Lead-acid storage battery internal resistance detection system | |
CN207036932U (en) | Single measuring point dual power supply two-way voltage monitor | |
CN204116503U (en) | Intelligent AC distribution equipment accurate monitoring device | |
CN203672970U (en) | Intelligent three-phase charge-control electric energy meter | |
CN112214450A (en) | Edge intelligent SOC processor and electronic equipment | |
CN205103812U (en) | Computer information communication detection device | |
CN204851728U (en) | Utilize watchdog circuit to detect fan running state's circuit | |
CN203217003U (en) | Micro-grid electric energy monitoring device based on ARM | |
CN203289069U (en) | Current detection protective device | |
CN206470691U (en) | A kind of trip protector for computer | |
CN206541142U (en) | A kind of processor of double mcu oil mist monitoring system | |
CN205808582U (en) | A kind of bus duct slave computer | |
CN206178026U (en) | Intelligence sewing machine with differential input voltage detection function |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |