CN208722090U - Built-in terminal with the accurate configuration feature of memory parameters - Google Patents
Built-in terminal with the accurate configuration feature of memory parameters Download PDFInfo
- Publication number
- CN208722090U CN208722090U CN201821377890.8U CN201821377890U CN208722090U CN 208722090 U CN208722090 U CN 208722090U CN 201821377890 U CN201821377890 U CN 201821377890U CN 208722090 U CN208722090 U CN 208722090U
- Authority
- CN
- China
- Prior art keywords
- memory
- accurate
- built
- parameters
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Stored Programmes (AREA)
Abstract
The utility model discloses the built-in terminal with the accurate configuration feature of memory parameters; it includes internal storage location, data-interface, non-volatile memory chip and CPU element; external computer accesses built-in terminal by data-interface; and verification and programming system code are carried out to internal storage location by data-interface; non-volatile memory chip includes a code memory block and memory parameters configuring area; memory parameters configuring area is for storing accurate memory configurations parameter, the upgrading protection that there is programming program can not do erasing operation to memory parameter configuration area for memory parameters configuring area;CPU element is connect with storage unit, internal storage location and data-interface respectively, and CPU element is used to be written system code code memory block, reads accurate memory configurations parameter initialization memory in startup stage and memory parameters configuring area is written in Memory Checkout result.The utility model carries out memory parameters before kernel starts and accurately configures, and avoids causing memory abnormal cannot be started up because of PCB quality consistency difference.
Description
Technical field
The utility model relates to the memory techniques fields of built-in terminal, more particularly to accurately configure function with memory parameters
The built-in terminal of energy.
Background technique
With the continuous development of built-in terminal technology, the speed of memory is also constantly promoted at present, in this way to memory
Timing requirements are just higher.High speed signal is high to the impedance matching requirements of PCB trace, but the quality of PCB is because of the manufacture work of manufacturer
Artistic skill power height, the quality consistency of PCB is poor, and the integrality of high speed signal is made defect occur, this insertion to high speed signal is run
The stability of formula system is a problem, crash is easy to appear, phenomena such as restarting.Existing technical method is to utilize Memory Checkout work
Tool carries out Memory Checkout to built-in terminal system, and code is added in Memory Checkout result, embedded system is written after the completion of compiling
System.Way if so, the volume production of built-in terminal, every loom all respectively compile an executable file.But have following several
A defect: (1) due to embedded system, the code compilation used time such as Android, linux system is longer, generally at least wants half small
When more than, so need a large amount of human costs, thus production can not each be compiled an executable file, then burn
Record.Many uncertain factors are also brought along moreover, being compiled in process of production, workload is also big.(2) work as built-in terminal
It is sold to client, system upgrade becomes impossible, because client can not execute Memory Checkout and code compilation.
Summary of the invention
The purpose of this utility model is to provide the built-in terminals for having the accurate configuration feature of memory parameters.
The technical solution adopted in the utility model is:
Built-in terminal with the accurate configuration feature of memory parameters comprising internal storage location, data-interface, non-volatile
Storage chip and CPU element, external computer access built-in terminal by data-interface, and by data-interface to internal storage location
Verification and programming system code are carried out, non-volatile memory chip includes a code memory block and memory parameters configuring area, interior
Deposit parameter configuration area has programming program can not be to memory parameters for storing accurate memory configurations parameter, memory parameters configuring area
Do the upgrading protection of erasing operation in configuring area;CPU element is connect with storage unit, internal storage location and data-interface respectively, and CPU is mono-
Member is for being written code memory block for system code, reading accurate memory configurations parameter initialization memory in startup stage and will
Memory parameters configuring area is written in Memory Checkout result;
Further, the non-volatile memory chip is eMMC chip.
Further, the accurate memory configurations parameter of memory parameters configuring area includes that read latency, write delay, synchronised clock prolong
Late.
The utility model uses above technical scheme, 1, each built-in terminal of realization reality before system kernel starting
Existing memory parameters accurately configure, and avoid cannot be started up because memory is caused to be operating abnormally for the influence of PCB quality consistency difference, and square
Just production and mass production are imported.2, it disposably completes Memory Checkout and relevant memory parameters is stored in non-volatile memories core
Piece makes client's upgrade-system not interfere with the memory parameters, realizes FTP client FTP upgrading after sale.
Detailed description of the invention
The utility model is described in further details below in conjunction with the drawings and specific embodiments;
Fig. 1 is the structural schematic diagram of built-in terminal of the utility model with the accurate configuration feature of memory parameters;
Fig. 2 is the non-volatile memory chip of built-in terminal of the utility model with the accurate configuration feature of memory parameters
Data save subregion schematic diagram;
Fig. 3 is the Booting sequence schematic diagram of built-in terminal of the utility model with the accurate configuration feature of memory parameters.
Specific embodiment
As shown in one of Fig. 1-3, the utility model discloses have the accurate configuration feature of memory parameters built-in terminal,
It includes internal storage location, data-interface, non-volatile memory chip and CPU element, and external computer is accessed embedding by data-interface
Enter formula terminal, and verification is carried out to internal storage location by data-interface and programming system code, non-volatile memory chip include
One code memory block and memory parameters configuring area, memory parameters configuring area is for storing accurate memory configurations parameter, memory ginseng
The upgrading protection that there is programming program erasing operation can not be done to memory parameter configuration area for number configuring area;CPU element respectively with deposit
Storage unit, internal storage location and data-interface connection, CPU element were used to that code memory block to be written system code into, in startup stage
It reads accurate memory configurations parameter initialization memory and memory parameters configuring area is written into Memory Checkout result;
The non-volatile memory chip is eMMC chip.
The accurate memory configurations parameter of memory parameters configuring area includes read latency, write delay, synchronised clock delay.
It is below exactly the concrete operating principle of the utility model
The CPU element first reads the data of the memory parameters configuring area, to memory when starting is to internal memory initialization
Parameter is accurately configured.
Further, program upgrading protection processing, i.e. programming program are done to the accurate memory configurations parameter region of EMMC
When, erasing operation is not done to the region, the accurate memory configurations parameter in the region can be made to remain unchanged, then the number verified
As long as upgrade procedure will not influence accurate memory configurations parameter, facilitate the system program of client according to saving once
Upgrading.
After the system program programming of embedded system is completed, system is set to enter order terminal pattern, by the essence of EMMC
Quasi- memory configurations parameter is stored in customized particular address region.The acquisition of accurate memory parameters be by with CPU phase used
What the Memory Checkout tool matched was realized, it is the prior art, is not described in detail.
By taking Android system as an example, the start-up course of system includes:
1, the information for being similar to BIOS is read after CPU first is powered on from piece ROM, basic hardware configuration is initialized, opens
Begin to start;
2, boot loader is executed, is loaded into the operation of DDR memory, initialization from external memory eMMC by system code
Environmental parameter configuration etc.;It is different from existing procedure, the utility model further reads the particular address being stored on eMMC i.e.
The accurate memory configurations parameter of memory parameters configuring area, and imported into the related register of CPU, keep the parameter of DDR again first
Beginningization.
3, operating system kernel and associated drives;
4, application program is run.
Similarly, the systems such as linux and WINCE can also use similar approach.
The utility model uses above technical scheme, it is contemplated that the line quality of every a piece of PCB is irregular to be may cause
High speed signal is unable to satisfy signal integrity requirement, overcomes product defects using corresponding technological means.
The utility model on non-volatile memory chip by opening up memory configurations parameter region for storing accurate memory
Configuration parameter, and protection processing is carried out for programming program to the region.So that built-in terminal can be in the boot of starting
The loader stage directly reads accurate memory configurations parameter and does secondary configuration to the memory related register of CPU, this precisely in
Deposit the parameters such as read latency, write delay that configuration parameter includes storage and nonvolatile memory, synchronised clock delay, a memory
Parameter verification can, every subsystem starting with system carry boot loader load accurate memory configurations parameter automatically,
Complete CPU register configuration, and the configuration of register be system complete starting before, can anti-locking system prevent because
The parameters such as the impedance of memory high speed signal cabling of PCB and the parameter configuration of register mismatch lead to system crash and can not open
Machine.Because CPU is when executing boot loader, it is few to expend hardware resource, clock frequency default be it is relatively low, be the equal of
Signal speed is relatively slow, lower to the line quality requirement of PCB, also not easily leads to code operation and breaks down.It reads at this time
It takes accurate memory configurations parameter to carry out reconfiguring for memory parameters, will not be mismatched because of signal speed and PCB line quality
And system is caused to cannot be started up.
Claims (3)
1. having the built-in terminal of the accurate configuration feature of memory parameters, it is characterised in that: it includes that internal storage location, data connect
Mouth, non-volatile memory chip and CPU element, external computer accesses built-in terminal by data-interface, and is connect by data
Mouth carries out verification and programming system code to internal storage location, and non-volatile memory chip includes that a code memory block and memory are joined
Number configuring areas, memory parameters configuring area for storing accurate memory configurations parameter, memory parameters configuring area have programming program without
The upgrading that method does erasing operation to memory parameter configuration area is protected;CPU element connects with storage unit, internal storage location and data respectively
Mouth connection, CPU element are used to read accurate memory configurations parameter by system code write-in code memory block, in startup stage initial
Change memory and memory parameters configuring area is written into Memory Checkout result.
2. the built-in terminal according to claim 1 with the accurate configuration feature of memory parameters, it is characterised in that: described
Non-volatile memory chip is eMMC chip.
3. the built-in terminal according to claim 1 with the accurate configuration feature of memory parameters, it is characterised in that: memory
The accurate memory configurations parameter in parameter configuration area includes read latency, write delay, synchronised clock delay.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201821377890.8U CN208722090U (en) | 2018-08-24 | 2018-08-24 | Built-in terminal with the accurate configuration feature of memory parameters |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201821377890.8U CN208722090U (en) | 2018-08-24 | 2018-08-24 | Built-in terminal with the accurate configuration feature of memory parameters |
Publications (1)
Publication Number | Publication Date |
---|---|
CN208722090U true CN208722090U (en) | 2019-04-09 |
Family
ID=65979435
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201821377890.8U Active CN208722090U (en) | 2018-08-24 | 2018-08-24 | Built-in terminal with the accurate configuration feature of memory parameters |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN208722090U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114647461A (en) * | 2022-05-19 | 2022-06-21 | 深圳比特微电子科技有限公司 | Starting method and system of embedded system |
-
2018
- 2018-08-24 CN CN201821377890.8U patent/CN208722090U/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114647461A (en) * | 2022-05-19 | 2022-06-21 | 深圳比特微电子科技有限公司 | Starting method and system of embedded system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105808270B (en) | firmware variable updating method | |
US7321951B2 (en) | Method for testing flash memory power loss recovery | |
CN103207797B (en) | Capsule type custom-made updating method based on unified extensible firmware interface firmware system | |
CN107479918B (en) | Reconfigurable FPGA (field programmable Gate array) model for MCU (microprogrammed control Unit) burning | |
CN100504782C (en) | Computer system capable of avoiding update failure of basic input /output system program | |
CN106293807A (en) | A kind of Flash chip based on DSP guides loading method | |
CN102306127B (en) | Novel method for identifying and initializing DDRIII (double-data-rate III) memory | |
CN105760191A (en) | Embedded system equipment programming mass production method | |
CN104077166B (en) | EPCS and EPCQ memory online upgrading methods based on IP kernel in FPGA | |
CN112000351B (en) | Updating method, updating device, updating equipment and storage medium of BMC (baseboard management controller) firmware | |
CN103677885A (en) | ARM FLASH simple program programming method | |
CN101634960A (en) | Method for revising BIOS parameter and regenerating checksum | |
CN105718281A (en) | Touch screen firmware upgrading method and device | |
WO2022105595A1 (en) | Method and apparatus for upgrading system of embedded device, and embedded device | |
CN208722090U (en) | Built-in terminal with the accurate configuration feature of memory parameters | |
US9223697B2 (en) | Computer reprogramming method, data storage medium and motor vehicle computer | |
CN117524278A (en) | Dynamic random access memory compatible method, device and equipment | |
CN106681755B (en) | Product ID configuration method and program loading method of embedded device | |
CN110825421B (en) | Firmware upgrading method, system and readable storage medium | |
CN110366038B (en) | Method for multi-version software equipment to be compatible with multiple technical states | |
CN112799683A (en) | Terminal device program programming and testing method | |
CN105204896A (en) | BootLoader design method of digital storage oscilloscope | |
CN102799496A (en) | Method and device for checking operating system kernel and file system in Nand-flash memory | |
CN102034543B (en) | Method for simultaneously programming multiple NANDFLASH chips in single task | |
CN114996056A (en) | DSP backup starting implementation method based on SPI |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |