CN206877326U - A kind of high-speed high capacity record board based on FPGA - Google Patents
A kind of high-speed high capacity record board based on FPGA Download PDFInfo
- Publication number
- CN206877326U CN206877326U CN201720661464.6U CN201720661464U CN206877326U CN 206877326 U CN206877326 U CN 206877326U CN 201720661464 U CN201720661464 U CN 201720661464U CN 206877326 U CN206877326 U CN 206877326U
- Authority
- CN
- China
- Prior art keywords
- module
- interface module
- board
- data
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Bus Control (AREA)
Abstract
The utility model discloses a kind of high-speed high capacity based on FPGA to record board, belongs to computer card technical field;Fpga logic framework is configured on the board, fpga logic framework includes interface module and data processing module, and wherein data processing module includes dma module, table tennis data processing module, soft nucleus CPU module, interface module include PCIe interface module, DDR3 interface modules, SATA interface module;Using the utility model board, data enter board by PCIe interface module and cached by dma module and table tennis data processing module, and the data channel provided to SATA interface module, are stored in electric board;During reading, after receiving reading instruction, data are read from electric board by SATA interface module, exported again from PCIe interface module after integration, can be responsible for recording the data from other boards in systems, and data are read for other boards.And high-performance and scalability that FPGA realizes HSSI High-Speed Serial Interface are played.
Description
Technical field
The utility model discloses one kind to record board, belongs to computer card technical field, specifically a kind of base
Board is recorded in FPGA high-speed high capacity.
Background technology
VPX buses are VITA (VME International Trade Association, VME international trade associations) groups
It is woven in the high-speed serial bus standard of new generation proposed on its VME bus foundation for 2007.VPX buses are total using high speed serialization
Line technology instead of the parallel bus technology of VME buses.VPX buses introduce current newest serial bus technology, such as:
RapidIO, PCI-Express and ten thousand mbit ethernets etc., support higher Gbps.
FPGA, Field-Programmable Gate Array, i.e. field programmable gate array, it be PAL, GAL,
The product further developed on the basis of the programming devices such as CPLD, as a kind of half in application specific integrated circuit (ASIC) field
Custom circuit and occur, both solved the deficiency of custom circuit, it is limited to overcome original programming device gate circuit number again
Shortcoming.
The utility model provides a kind of high-speed high capacity record board based on FPGA, meets VPX architecture standards, is used for
The Radar Signal Processing System of VPX frameworks, to make Radar Signal Processing System adapt to the data processing needs of explosive growth.
The content of the invention
The utility model provides a kind of high-speed high capacity record board based on FPGA, and used technical scheme is:
A kind of high-speed high capacity based on FPGA records board, and fpga logic framework, fpga logic are configured on the board
Framework includes interface module and data processing module, and wherein data processing module includes dma module, data processing module of rattling,
Soft nucleus CPU module, interface module include PCIe interface module, DDR3 interface modules, SATA interface module;
Soft nucleus CPU module is responsible for management and control modules by the external DDR3 internal memories operation program of DDR3 interface modules;
Data enter board by PCIe interface module and cached by dma module and table tennis data processing module, and
The data channel of SATA interface module is provided, is stored in electric board;During reading, after receiving reading instruction, pass through SATA interface
Module reads data from electric board, is exported again from PCIe interface module after integration.
The interface module also includes gigabit ethernet interface module, is responsible for the realization of soft nucleus CPU module and leads to management equipment
Letter, manage board and realize data exporting.
The table tennis data processing module carries out data buffer storage also by the external DDR3 of DDR3 interface modules.
The SATA interface module provides 2^n passages connection electric board, and wherein n is natural number, n≤3.
The beneficial effects of the utility model are:
The utility model provides a kind of high-speed high capacity record board based on FPGA, and fpga logic is configured on the board
Framework, fpga logic framework include interface module and data processing module, and wherein data processing module includes dma module, table tennis
Data processing module, soft nucleus CPU module, interface module include PCIe interface module, DDR3 interface modules, SATA interface module;
Using the utility model board, data enter board by PCIe interface module and pass through dma module and table tennis data processing module
Cached, and the data channel provided to SATA interface module, it is stored in electric board;During reading, after receiving reading instruction, lead to
Cross SATA interface module and data are read from electric board, export, can bear in systems from PCIe interface module again after integration
Data of the duty record from other boards, and read data for other boards.And FPGA is played and has realized HSSI High-Speed Serial Interface
High-performance and scalability.
Brief description of the drawings
Fig. 1 system framework schematic diagrames of the present utility model.
Embodiment
It is shown with reference to the accompanying drawings, the utility model is further illustrated by embodiment:
The utility model uses Xilinx V7 330T FPGA, configuration 6U VPX high-speed high capacity record boards, is
PCIe endpoint 1590 equipment, the X4 of PCIe 3.0 are supported, wherein data processing module has dma module, data processing module of rattling, soft core
CPU module, interface module have an interface modules of PCIe 3.0, DDR3 interface modules, the interface modules of SATA 3.0, and gigabit Ethernet connects
Mouth mold block, wherein soft nucleus CPU are Microblaze processors, and the interface modules of SATA 3.0 provide the electricity of 8 passages connection SATA 3.0
Sub-disk,
Soft nucleus CPU module is responsible for management and control modules, also led to by the external DDR3 internal memories operation program of DDR3 interface modules
Cross gigabit ethernet interface module realization to communicate with management equipment, manage board and realize data exporting;
Data enter board by the interface modules of PCIe 3.0 and delayed by dma module and table tennis data processing module
Deposit, and 8 data channel provided to the interface modules of SATA 3.0, it is stored in electric board;During reading, after receiving reading instruction, lead to
Cross the interface modules of SATA 3.0 and data are read from electric board, exported again from the interface modules of PCIe 3.0 after integration.
In above-described embodiment, table tennis data processing module can also carry out data by the external DDR3 of DDR3 interface modules
Caching.The interface modules of SATA 3.0 can be according to actual conditions selector channel quantity.
Board of the present utility model can be put into the Radar Signal Processing System of 6U VPX frameworks, and PCIe interface module receives
Data from other boards of Radar Signal Processing System, 3.9Gbps communication bandwidths can be reached.FPGA has been played to realize at a high speed
The high-performance and scalability of serial line interface, and can convenient extension storage capacity using SATA electric boards.
Claims (4)
1. a kind of high-speed high capacity record board based on FPGA, it is characterized in that fpga logic framework is configured on the board,
Fpga logic framework includes interface module and data processing module, and wherein data processing module includes dma module, at data of rattling
Module, soft nucleus CPU module are managed, interface module includes PCIe interface module, DDR3 interface modules, SATA interface module;
Soft nucleus CPU module is responsible for management and control modules by the external DDR3 internal memories operation program of DDR3 interface modules;
Data enter board by PCIe interface module and cached by dma module and table tennis data processing module, and provide
To the data channel of SATA interface module, electric board is stored in;During reading, after receiving reading instruction, pass through SATA interface module
Data are read from electric board, are exported again from PCIe interface module after integration.
2. board according to claim 1, it is characterized in that the interface module also includes gigabit ethernet interface module, bear
Duty soft nucleus CPU module is realized to communicate with management equipment, manages board and realizes data exporting.
3. board according to claim 1 or 2, it is characterized in that the table tennis data processing module is also by DDR3 interface moulds
The external DDR3 of block, carry out data buffer storage.
4. board according to claim 3, it is characterized in that the SATA interface module provides 2^n passages connection electric board,
Wherein n is natural number, n≤3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720661464.6U CN206877326U (en) | 2017-06-08 | 2017-06-08 | A kind of high-speed high capacity record board based on FPGA |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720661464.6U CN206877326U (en) | 2017-06-08 | 2017-06-08 | A kind of high-speed high capacity record board based on FPGA |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206877326U true CN206877326U (en) | 2018-01-12 |
Family
ID=61338471
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201720661464.6U Active CN206877326U (en) | 2017-06-08 | 2017-06-08 | A kind of high-speed high capacity record board based on FPGA |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206877326U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112181891A (en) * | 2020-10-23 | 2021-01-05 | 北京大地信合信息技术有限公司 | NVMe (network video recorder) -based storage board card and data processing method |
-
2017
- 2017-06-08 CN CN201720661464.6U patent/CN206877326U/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112181891A (en) * | 2020-10-23 | 2021-01-05 | 北京大地信合信息技术有限公司 | NVMe (network video recorder) -based storage board card and data processing method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN206876863U (en) | A kind of configurable high-speed record board | |
CN104021107A (en) | Design method for system supporting non-volatile memory express peripheral component interface express solid state disc (NVMe PCIE SSD) | |
CN206058061U (en) | The adapter and computer apparatus of logic compatible non-volatile memory standard solid state hard disk | |
JP6105720B2 (en) | Chip-to-chip memory interface structure | |
DE102009037984A1 (en) | Storage device for a hierarchical storage architecture | |
CN107943733A (en) | The interconnected method of parallel bus between a kind of veneer | |
CN206877326U (en) | A kind of high-speed high capacity record board based on FPGA | |
CN204904151U (en) | Built -in switching card | |
CN204883525U (en) | External switching card | |
CN111913906A (en) | Cascading board card for 3U PXIe measurement and control cabinet expansion and method for expanding measurement and control cabinet | |
CN206411658U (en) | A kind of NandFlash storage systems based on FPGA | |
CN103517085A (en) | Method for implementing remote server management based on video decoding design | |
CN106776403A (en) | A kind of high-speed high capacity storage system and its implementation based on FPGA | |
CN102789424A (en) | External extended DDR2 (Double Data Rate 2) read-write method on basis of FPGA (Field Programmable Gate Array) and external extended DDR2 particle storage on basis of FPGA | |
CN104460857B (en) | A kind of high speed peripheral component interlinkage standard card and its application method and device | |
CN206788852U (en) | A kind of information processing system based on PowerPC+SRIO switching technologies | |
CN211479105U (en) | Optical fiber high-speed acquisition and storage system based on fpga accelerator card | |
CN109753459A (en) | A kind of high capacity data record device | |
CN110457246A (en) | A kind of high speed acquisition module based on VPX standard interface | |
CN103905339A (en) | Computer arbitration system and bandwidth allocation device and method thereof | |
CN206147601U (en) | High -speed stored plate card of depositing of high density | |
CN213814663U (en) | 3U PXIe array storage board with SATA dump function | |
CN203054813U (en) | Blade storage device | |
CN210924562U (en) | Backboard communication device | |
CN107395203A (en) | 16 passage AD acquisition and memory systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |