CN206672606U - The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays - Google Patents
The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays Download PDFInfo
- Publication number
- CN206672606U CN206672606U CN201720488557.3U CN201720488557U CN206672606U CN 206672606 U CN206672606 U CN 206672606U CN 201720488557 U CN201720488557 U CN 201720488557U CN 206672606 U CN206672606 U CN 206672606U
- Authority
- CN
- China
- Prior art keywords
- transistor
- control signal
- switch element
- compensation circuit
- pixel compensation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model discloses a kind of pixel compensation circuit of single crystal silicon pipe CMOS drivings display, including driving transistor；First switch unit；Second switch unit；3rd switch element, its first end are used for input reference electric current, and its second end is electrically connected with driving transistor drain electrode, and its 3rd end is used to input the first control signal；4th switch element, its first end and the second end of first switch unit are electrically connected, and its second end is electrically connected with driving transistor source electrode, and its 3rd end is used to input the first control signal or the second control signal；First control signal controls the corresponding first end of first, second and third switch element, the connection of the second end or disconnected, and the first control signal controls the first end of the 4th switch element, the second end to connect or disconnect or the second control signal controls the first end of the 4th switch element, the connection of the second end or disconnected.It is avoided that drift of the threshold voltage in luminescence process impacts to luminescent device, to reach the purpose that display is uniform, brightness is consistent.
Description
Technical field
The present invention relates to pixel compensation technology, and in particular to the pixel compensation circuit of single crystal silicon pipe CMOS driving displays
And display device.
Background technology
It is that the electric current as caused by driving mos is driven that OLED, which can light, because during input identical gray scale voltage, it is different
Threshold voltage vt h can produce different driving currents, cause the inconsistency of driving current, while mobility u also can be uneven,
Cause the inconsistency of electric current.
During glass panel TFT driving displays, TFT processing procedure upper threshold voltages Vth uniformity is excessively poor, while threshold voltage
Vth also has drift, and mobility u is also uneven, operating voltage Vdd IR-drop（Electric current is multiplied by pressure drop caused by resistance）Also always
In the presence of so traditional 2T1C circuit brightness uniformities are very poor always.
During monocrystalline silicon wafer mos driving displays, can also there are some slight threshold voltage vt h, mobility u inequality,
The unmatched problem of electric current also be present, operating voltage Vdd IR-drop also exists always.In this way, traditional 2T1C circuits are homogeneous
Property is bad, while PPI is very low always.
Glass panel is limited by cost and processing procedure, is driven using the TFT of single type, is as LTPS uses PTFT, IGZO
NTFT.Monocrystalline silicon wafer technique originally CMOS technology, so generally use CMOS drives.
For this reason, it may be desirable to seek a kind of technical scheme, at least to mitigate above mentioned problem.
The content of the invention
The technical problem to be solved in the present invention is to provide a kind of monocrystalline silicon wafer for the threshold voltage that can eliminate driving transistor
The pixel compensation circuit and display device of body pipe CMOS driving displays.
In order to solve the above technical problems, the present invention uses following technical proposals.
A kind of pixel compensation circuit of single crystal silicon pipe CMOS drivings display, including：
Driving transistor, its source electrode are electrically connected with operating voltage end, and its drain electrode is connected with the anode electrical of luminescent device；
First switch unit, its first end are used for input data signal, and its 3rd end is used to input the first control signal；
Second switch unit, its first end are used for input reference electric current, its second end and the grid of the driving transistor
Electrical connection, its 3rd end are used to input the first control signal；
3rd switch element, its first end are used for input reference electric current, its second end and the drain electrode of the driving transistor
Electrical connection, its 3rd end are used to input the first control signal；
4th switch element, its first end and the second end of the first switch unit are electrically connected, its second end and institute
The source electrode electrical connection of driving transistor is stated, its 3rd end is used to input the first control signal or the second control signal；
Wherein, the first control signal control the corresponding first end of first, second and third switch element, the connection of the second end or
Disconnect, the first control signal controls the first end of the 4th switch element, the connection of the second end or disconnection or the second control letter
The first end of number control the 4th switch element, the connection of the second end disconnect；The negative electrode and common ground of the luminescent device
Pole is electrically connected.
The first switch unit includes the first transistor, and the source electrode of the first transistor is as first end, the first transistor
Drain electrode as the second end, first control signal is inputted by the grid of the first transistor.
The second switch unit includes second transistor, and the pipe source electrode of the second crystal is as first end, second transistor
Drain electrode as the second end, first control signal is inputted by the grid of second transistor.
3rd switch element includes third transistor, and the source electrode of third transistor is as first end, third transistor
Drain electrode as the second end, first control signal is inputted by the grid of third transistor.
4th switch element includes the 4th transistor, and the source electrode of the 4th transistor is as the second end, the 4th transistor
Drain electrode as first end, first and second control signal is inputted by the grid of the 4th transistor.
Also include the other end of one end and the second end electrical connection of the first switch unit and the driving transistor
Grid electrical connection electric capacity.
A kind of display device, include the pixel compensation circuit of above-mentioned single crystal silicon pipe CMOS driving displays.
The present invention has following advantageous effects.
The grid of reference current write driver transistor, the reference current are included threshold by the present invention by second switch unit
Threshold voltage, with the threshold voltage of compensation for drive transistor, while data-signal writes A points by first switch unit, now A points
Voltage is Vdt so that does not include threshold voltage in driving current, the driving current of luminescent device is reached consistent and is moved
Shifting rate u is uniform, avoids drift of the threshold voltage in luminescence process from impacting luminescent device, uniform, bright to reach display
Spend consistent purpose.
Brief description of the drawings
Fig. 1 is a kind of circuit diagram of the pixel compensation circuit of single crystal silicon pipe CMOS driving displays of the present invention.
Fig. 2 is the timing diagram of each signal in pixel compensation circuit shown in Fig. 1.
Fig. 3 is the equivalent circuit diagram of T1 periods of the Fig. 1 in timing diagram shown in Fig. 2.
Fig. 4 is the equivalent circuit diagram of T2 periods of the Fig. 1 in timing diagram shown in Fig. 2.
Fig. 5 is the circuit diagram of the pixel compensation circuit of another single crystal silicon pipe CMOS driving displays of the present invention.
Fig. 6 is the timing diagram of each signal in pixel compensation circuit shown in Fig. 5.
Fig. 7 is the equivalent circuit diagram of T1 periods of the Fig. 5 in timing diagram shown in Fig. 6.
Fig. 8 is the equivalent circuit diagram of T2 periods of the Fig. 5 in timing diagram shown in Fig. 6.
Fig. 9 is the circuit diagram of the pixel compensation circuit of another single crystal silicon pipe CMOS driving displays of the present invention.
Figure 10 is the timing diagram of each signal in pixel compensation circuit shown in Fig. 9.
Figure 11 is the circuit diagram of the pixel compensation circuit of the 4th kind of single crystal silicon pipe CMOS driving displays of the present invention.
Figure 12 is the timing diagram of each signal in pixel compensation circuit shown in Figure 11.
Figure 13 is the circuit diagram of the pixel compensation circuit of the 5th kind of single crystal silicon pipe CMOS driving displays of the present invention.
The timing diagram of each signal in pixel compensation circuit shown in Figure 14 Figure 13.
Figure 15 is the circuit diagram of the pixel compensation circuit of the 5th kind of single crystal silicon pipe CMOS driving displays of the present invention.
Figure 16 is the timing diagram of each signal in pixel compensation circuit shown in Figure 15.
Embodiment
For the technical characteristic of the present invention and effect can be described in detail, and can be realized according to the content of this specification, below
Embodiments of the present invention are further illustrated.
The pixel that Fig. 1 illustrates a kind of single crystal silicon pipe CMOS driving displays in the numerous embodiments of the present invention is mended
Repay the embodiment of circuit.The pixel compensation circuit of single crystal silicon pipe CMOS driving displays includes driving transistor DM, first
Switch element 1, second switch unit 2, the 3rd switch element 3, the 4th switch element 4.
Driving transistor DM source electrode is electrically connected with operating voltage end, and it drains connects with luminescent device L anode electrical
Connect.The voltage at operating voltage end is Vdd.
The first end of first switch unit 1 is used for input data signal, and its 3rd end is used to input the first control signal
Scan；
Second end of second switch unit 2 is electrically connected with driving transistor DM grid.Reference current Iref is by second
The first end input of switch element 2, reference current Iref is setting value.3rd end of second switch unit 2 is used to input the
One control signal Scan.
Second end of the 3rd switch element 3 is electrically connected with driving transistor DM drain electrode.Reference current is by the 3rd switch
The first end input of unit 3.3rd end of the 3rd switch element 3 is used to input the first control signal Scan.
The first end of 4th switch element 4 is electrically connected with the second end of first switch unit 1, the 4th switch element 4
Second end and driving transistor DM source electrode are electrically connected.3rd end of the 4th switch element 4 is used to input the first control signal.
Data-signal is inputted by the first end of first switch unit 1, and the voltage of data-signal is Vdt.
First, second and third switch element 1,2,3 is controlled by the first control signal Scan connects corresponding first end, the second end
On-off is opened, and the 4th switch element 4 controls its first end, the second end to connect or disconnect by the first control signal Scan.Photophore
Part L negative electrode is electrically connected with common ground pole.The voltage of common ground pole is Vss.
In certain embodiments, first switch unit 1 includes the first transistor M1, and as first end, it drains its source electrode
As the second end, the first control signal Scan is inputted by its grid.
In certain embodiments, second switch unit 2 includes second transistor M2, and as first end, it drains its source electrode
As the second end, the first control signal Scan is inputted by its grid.
In certain embodiments, the 3rd switch element 3 includes third transistor M3, and as first end, it drains its source electrode
As the second end, the first control signal Scan is inputted by its grid.
In certain embodiments, the 4th switch element 4 includes the 4th transistor M4, and as the second end, it drains its source electrode
As first end, the first control signal Scan is inputted by its grid.
In certain embodiments, the other end and drive of one end and the electrical connection of the second end of first switch unit 1 are included
The electric capacity C of dynamic transistor DM grid electrical connection, when lighting, electric capacity C is connected on operating voltage end and driving transistor DM
Grid between, the voltage Vdd at operating voltage end any change can all be reacted to driving transistor DM grid, i.e. electric capacity C
Two terminal voltage differences will not change, electric capacity C can eliminate in luminescence process operating voltage end Vdd voltage and fluctuate, aobvious to improve
Show quality.
The embodiment that Fig. 2-4 couples of Fig. 1 are presented is combined hereinafter to illustrate.
Fig. 2 is the timing diagram of each signal in pixel compensation circuit shown in Fig. 1.Fig. 3 is Fig. 1 in timing diagram shown in Fig. 2
The equivalent circuit diagram of T1 periods.Fig. 4 is the equivalent circuit diagram of T2 periods of the Fig. 1 in timing diagram shown in Fig. 2.
Referring to Fig. 2,3, in the T1 periods, the period, luminescent device L did not lighted, to write the threshold voltage vt h stages.First
Control signal Scan is low level, and first, second and third switch element, 1,2,3 corresponding first end, the connection of the second end, the 4th switchs list
The first end of member 4, the second end disconnect, now, reference current Iref write driver transistors DM grid and drain electrode, while data
Signal writes A points, i.e., when the first control signal Scan controls first, second and third switch element, 1,2,3 corresponding first end, the second end
When connection and the first control signal Scan control the first end of the 4th switch element 4, the disconnection of the second end, reference current Iref writes
Enter G points and D points i.e. write driver transistor DM grid and drain electrode, while data-signal write-in A points.Fig. 1 is in sequential shown in Fig. 2
The equivalent circuit diagram of T1 periods in figure is as shown in Figure 3.It is public according to saturation region electric current referring to Fig. 3, voltage VA=Vdt of A points
Formula, reference current Iref meet following formula（1）：
Iref=K(Vg-Vdd-Vth)^2 （1）
Wherein, K be saturation region current formula in constant term, behind formula similarly.
According to above-mentioned formula（1）The voltage Vg of G points is obtained, it meets following formula（2）, in the embodiment that Fig. 1 is presented,
The grid voltage VG of driving transistor is equal to Vg.
Vg=-(Iref/K)^（1/2）+Vdd+Vth （2）
In actual applications, by setting the size of reference current Iref value, energy control input to the voltage Vg values of G points
Size, the voltage that previous frame luminescent device L anode is kept is removed with Vg, so that luminescent device L lights in this frame
Voltage is accurate, without deviation.
According to above-mentioned, the voltage at the ends of electric capacity C bis- is Vg-VA, and it meets following formula（3）.
Vg-VA=-(Iref/K)^1/2+Vdd+Vth-Vdt （3）
Referring to Fig. 2,4, in the T2 periods, the period is luminescent device L glow phases.First control signal Scan is high electricity
Flat, first, second and third switch element, 1,2,3 corresponding first end, the second end disconnect, the first end of the 4th switch element 4, the second end
Connection, now, the equivalent circuit diagram of T2 periods of the Fig. 1 in timing diagram shown in Fig. 2 is as shown in Figure 4.Referring to Fig. 4, i.e., when
One control signal Scan controls first, second and third switch element, 1,2,3 corresponding first end, the disconnection of the second end and the first control letter
When number Scan controls the first end of the 4th switch element 4, the connection of the second end, electric capacity C both ends are connected on driving transistor DM respectively
Grid（Gate ends）And source electrode（Source ends）, grid, which is in, to be suspended（floating）State, the voltage Vs of S points any change
Change Δ Vs, can all feed back to G points, i.e. the both end voltage difference of Vg-Vs will not change.The stage, driving transistor DM grid source electricity
Pressure Vgs meets following formula（4）.
Vgs=VG-Vs=Vg-VA=- (Iref/K) ^1/2+Vdd+Vth-Vdt（4）
Formula（4）In, VG represents the voltage of driving transistor DM grids.
In the T2 periods, if driving transistor DM is operated in saturation region, according to saturation region current formula, luminescent device is flowed through
L driving current I1 meets following formula（5）, according to formula（5）, flow through luminescent device L electric current I1 and driving transistor DM
Threshold voltage vt h it is unrelated, eliminate threshold voltage vt h influence, the driving current of luminescent device is reached consistent and is moved
Shifting rate u is uniform, avoids drifts of the threshold voltage vt h in luminescence process from impacting luminescent device, with reach display uniformly,
The consistent purpose of brightness.
I1=K(Vgs-Vth)^2= K(-(Iref/K)^（1/2）+Vdd-Vdt)^2 （5）
In the T2 periods, if driving transistor DM is operated in subthreshold region, according to sub-threshold region current formula, photophore is flowed through
Part L driving current I2 meets following formula（6）, according to formula（6）, flow through luminescent device L electric current I1 and driving transistor
DM threshold voltage vt h is unrelated, eliminates threshold voltage vt h influence, make luminescent device driving current reach it is consistent and
Mobility u is uniform, avoids drifts of the threshold voltage vt h in luminescence process from impacting luminescent device L, equal to reach display
Purpose even, brightness is consistent.
I2=I0*(W/L)*e(q*(Vgs-Vth)/kT) = I0*(W/L)*e(q*(-(Iref/K)^1/2+Vdd-Vdt)/kT)（6）
Wherein, k is Boltzmann constant, behind formula similarly.
In addition, in the T2 periods, above-mentioned driving transistor DM grid is in suspension（floating）State, one can be entered
Step ensures that the driving current for flowing through luminescent device L is stable, improves show uniformity, brightness uniformity, improves display quality.
VG can also remove luminescent device L anode voltages.
Fig. 5 is the circuit diagram of the pixel compensation circuit of another single crystal silicon pipe CMOS driving displays of the present invention.Fig. 5
The embodiment presented exists with the embodiment difference that Fig. 1 is presented, and the 3rd end of the 4th switch element 4 is used to input second
Control signal Em, it is controlled by the second control signal Em and its first end, the second end is connected or disconnected.In addition, other are equal
It is identical with the embodiment that Fig. 1 is presented.
The embodiment that Fig. 6-9 couples of Fig. 1 are presented is combined hereinafter to illustrate.
Fig. 6 is the timing diagram of each signal in pixel compensation circuit shown in Fig. 5.Fig. 7 is Fig. 5 in timing diagram shown in Fig. 6
The equivalent circuit diagram of T1 periods.Fig. 8 is the equivalent circuit diagram of T2 periods of the Fig. 5 in timing diagram shown in Fig. 6.
Referring to Fig. 6,8, in the T1 periods, the period, luminescent device L did not lighted, to write the threshold voltage vt h stages.First
Control signal Scan is low level, and the second control signal Em is low level, first, second and third switch element 1,2,3 corresponding first
End, the connection of the second end, the first end of the 4th switch element 4, the second end disconnect, now, reference current Iref write-in G points and D points
That is write driver transistor DM grid and drain electrode, while data-signal write-in A points, i.e., when the first control signal Scan controls the
First, two, three switch elements, 1,2,3 corresponding first end, the connection of the second end and the second control signal Em control the 4th switch element 4
First end, the second end is when disconnecting, reference current Iref write driver transistors DM grid and drain electrode, while data-signal is write
Enter A points.The equivalent circuit diagram of T1 periods of the Fig. 5 in timing diagram shown in Fig. 6 is as shown in Figure 7.Referring to Fig. 7, the voltage VA of A points
=Vdt, reference current Iref meet following formula（7）
Iref=K(Vg-Vdd-Vth)^2 （7）
According to above-mentioned formula（7）The voltage Vg of G points is obtained, it meets following formula（8）, in the embodiment that Fig. 1 is presented,
The grid voltage VG of driving transistor is equal to Vg.
Vg=-(Iref/K)^（1/2）+Vdd+Vth （8）
In actual applications, can be with the voltage Vg values of control input to G points by setting the size of reference current Iref value
Size, the voltage that previous frame luminescent device L anode is kept is removed with Vg, so that luminescent device L is sent out in this frame
Photovoltage is accurate, without deviation.
According to above-mentioned, the voltage at the ends of electric capacity C bis- is Vg-VA, and it meets following formula（9）.
Vg-VA=-(Iref/K)^1/2+Vdd+Vth-Vdt （9）
In the T2 periods, the period is luminescent device L glow phases.First control signal Scan is high level, and second controls
Signal Em processed is high level, and first, second and third switch element, 1,2,3 corresponding first end, the second end disconnect, the 4th switch element 4
First end, the connection of the second end, now, the equivalent circuit diagram of T2 periods of the Fig. 5 in timing diagram shown in Fig. 6 is as shown in Figure 8.Ginseng
See Fig. 8, i.e., when the first control signal Scan control first, second and third switch element 1,2,3 corresponding first end, the second end to disconnect with
And second control signal Em control the 4th switch element 4 first end, the second end connection when, electric capacity C two ends are connected on drive respectively
Dynamic transistor DM grid（Gate ends）And source electrode（Source ends）, grid, which is in, to be suspended（floating）, the voltage Vs's of S points
Any changes delta Vs, can feed back to G points, i.e. the two terminal voltage differences of Vg-Vs will not change.The stage, driving transistor DM's
Gate source voltage Vgs meets following formula（10）.
Vgs=VG-Vs=Vg-VA=- (Iref/K) ^1/2+Vdd+Vth-Vdt（10）
In the T2 periods, if driving transistor DM is operated in saturation region, the electric current I1 for flowing through luminescent device L meets following public affairs
Formula（11）, so eliminate threshold voltage vt h influence.
I1=K(Vgs-Vth)^2= K(-(Iref/K)^（1/2）+Vdd-Vdt)^2 （11）
In the T2 periods, if driving transistor DM is operated in subthreshold region, the electric current I2 for flowing through luminescent device L meets following public affairs
Formula（12）, the influence so except threshold voltage vt h.
I2=I0*(W/L)*e(q*(Vgs-Vth)/kT) = I0*(W/L)*e(q*(-(Iref/K)^1/2+Vdd-Vdt)/kT)（12）
Fig. 9 is the circuit diagram of the pixel compensation circuit of another single crystal silicon pipe CMOS driving displays of the present invention.Figure
10 be the timing diagram of each signal in pixel compensation circuit shown in Fig. 9.Figure 11 is the 4th kind of single crystal silicon pipe CMOS of the present invention
Drive the circuit diagram of the pixel compensation circuit of display.Figure 12 is the timing diagram of each signal in pixel compensation circuit shown in Figure 11.Figure
The circuit diagram of the 13 pixel compensation circuits shown for the 5th kind of single crystal silicon pipe CMOS drivings of the present invention.Shown in Figure 14 Figure 13
The timing diagram of each signal in pixel compensation circuit.Figure 15 is the picture of the 5th kind of single crystal silicon pipe CMOS driving displays of the present invention
The circuit diagram of plain compensation circuit.Figure 16 is the timing diagram of each signal in pixel compensation circuit shown in Figure 15.Specific work process is joined
Drawn according to above-mentioned.
The present invention also describes a kind of display device, includes the pixel compensation electricity of above-mentioned single crystal silicon pipe CMOS driving displays
Road.
It should be noted that each particular technique feature described in above-mentioned embodiment, in reconcilable feelings
Under condition, it can be combined by any suitable mode.In order to avoid unnecessary repetition, the present invention is to various possible groups
Conjunction mode is not described further.
Above with reference to embodiment to the present invention have been described in detail, it is illustrative and not restrictive, is not taking off
From changing and modifications under present general inventive concept, within protection scope of the present invention.
Claims (7)
- A kind of 1. pixel compensation circuit of single crystal silicon pipe CMOS drivings display, it is characterised in that including：Driving transistor, its source electrode are electrically connected with operating voltage end, and its drain electrode is connected with the anode electrical of luminescent device；First switch unit, its first end are used for input data signal, and its 3rd end is used to input the first control signal；Second switch unit, its first end are used for input reference electric current, and its second end and the grid of the driving transistor are electric Connection, its 3rd end are used to input the first control signal；3rd switch element, its first end are used for input reference electric current, and its second end and the drain electrode of the driving transistor are electric Connection, its 3rd end are used to input the first control signal；4th switch element, its first end and the second end of the first switch unit are electrically connected, its second end and the drive The source electrode electrical connection of dynamic transistor, its 3rd end are used to input the first control signal or the second control signal；Wherein, the first control signal controls the corresponding first end of first, second and third switch element, the connection of the second end or disconnected, First control signal controls the first end of the 4th switch element, the connection of the second end or disconnection or the control of the second control signal First end, the connection of the second end or the disconnection of 4th switch element；The negative electrode of the luminescent device is extremely electric with common ground Connection.
- 2. the pixel compensation circuit of single crystal silicon pipe CMOS drivings display according to claim 1, it is characterised in that institute Stating first switch unit includes the first transistor, and the source electrode of the first transistor is as first end, the drain electrode conduct of the first transistor Second end, first control signal are inputted by the grid of the first transistor.
- 3. the pixel compensation circuit of single crystal silicon pipe CMOS drivings display according to claim 1, it is characterised in that institute Stating second switch unit includes second transistor, and the pipe source electrode of the second crystal is as first end, the drain electrode conduct of second transistor Second end, first control signal are inputted by the grid of second transistor.
- 4. the pixel compensation circuit of single crystal silicon pipe CMOS drivings display according to claim 1, it is characterised in that institute Stating the 3rd switch element includes third transistor, and the source electrode of third transistor is as first end, the drain electrode conduct of third transistor Second end, first control signal are inputted by the grid of third transistor.
- 5. the pixel compensation circuit of single crystal silicon pipe CMOS drivings display according to claim 1, it is characterised in that institute Stating the 4th switch element includes the 4th transistor, and the source electrode of the 4th transistor is as the second end, the drain electrode conduct of the 4th transistor First end, first and second control signal are inputted by the grid of the 4th transistor.
- 6. the pixel compensation circuit of the single crystal silicon pipe CMOS driving displays according to claim any one of 1-5, it is special Sign is, in addition to the other end of one end and the electrical connection of the second end of the first switch unit and the driving transistor The electric capacity of grid electrical connection.
- 7. a kind of display device, it is characterised in that including the single crystal silicon pipe CMOS drivings described in claim any one of 1-6 The pixel compensation circuit of display.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720488557.3U CN206672606U (en) | 2017-05-04 | 2017-05-04 | The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720488557.3U CN206672606U (en) | 2017-05-04 | 2017-05-04 | The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206672606U true CN206672606U (en) | 2017-11-24 |
Family
ID=60370810
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720488557.3U Expired - Fee Related CN206672606U (en) | 2017-05-04 | 2017-05-04 | The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206672606U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107086024A (en) * | 2017-05-04 | 2017-08-22 | 成都晶砂科技有限公司 | The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays |
| CN110796976A (en) * | 2019-12-12 | 2020-02-14 | 京东方科技集团股份有限公司 | Detection method and detection system of array substrate |
-
2017
- 2017-05-04 CN CN201720488557.3U patent/CN206672606U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107086024A (en) * | 2017-05-04 | 2017-08-22 | 成都晶砂科技有限公司 | The pixel compensation circuit and display device of single crystal silicon pipe CMOS driving displays |
| CN110796976A (en) * | 2019-12-12 | 2020-02-14 | 京东方科技集团股份有限公司 | Detection method and detection system of array substrate |
| CN110796976B (en) * | 2019-12-12 | 2022-12-30 | 京东方科技集团股份有限公司 | Detection method and detection system of array substrate |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113196368B (en) | Shift register unit, driving method, grid driving circuit and display device | |
| CN107170407A (en) | Pixel unit circuit, image element circuit, driving method and display device | |
| CN103165080B (en) | Pixel circuit and driving method and display device thereof | |
| CN105427805B (en) | Pixel-driving circuit, method, display panel and display device | |
| CN103400548B (en) | Pixel-driving circuit and driving method, display device | |
| TW201913635A (en) | Electronic device with low refresh rate display pixels | |
| CN104318900B (en) | A kind of organic electroluminescence display device and method of manufacturing same and method | |
| CN105096817A (en) | Pixel circuit and driving method thereof as well as display apparatus | |
| CN111048044B (en) | Voltage programming type AMOLED pixel driving circuit and driving method thereof | |
| CN104575392A (en) | Pixel drive circuit and drive method thereof | |
| CN103198793A (en) | Pixel circuit, drive method and display device thereof | |
| US20140055325A1 (en) | Pixel unit driving circuit and method thereof, pixel unit and display apparatus | |
| CN109887466A (en) | Pixel-driving circuit and method, display panel | |
| CN102956185B (en) | Pixel circuit and display device | |
| CN100365934C (en) | Data latch circuit and electronic device | |
| CN106782322A (en) | AMOLED pixel-driving circuits and AMOLED image element driving methods | |
| CN105609054B (en) | A kind of emission control circuit and shift register | |
| CN102208168B (en) | Negative circuit and display device | |
| CN104008726A (en) | Pixel circuit of active organic electroluminescence displayer and driving method of pixel circuit | |
| CN104637445A (en) | AMOLED (Active Matrix/Organic Light Emitting Diode) pixel driving circuit and pixel driving method | |
| KR20180072041A (en) | Gate driving circuit and display device using the same | |
| CN107093404A (en) | Pixel compensation circuit and display device | |
| CN103310728A (en) | Light emitting diode pixel unit circuit and display panel | |
| CN106504701A (en) | AMOLED pixel-driving circuits and image element driving method | |
| CN105427808B (en) | A kind of pixel-driving circuit and its driving method, display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20171124 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |