CN206249050U - A kind of ring bus structure based on spi bus - Google Patents
A kind of ring bus structure based on spi bus Download PDFInfo
- Publication number
- CN206249050U CN206249050U CN201621241354.6U CN201621241354U CN206249050U CN 206249050 U CN206249050 U CN 206249050U CN 201621241354 U CN201621241354 U CN 201621241354U CN 206249050 U CN206249050 U CN 206249050U
- Authority
- CN
- China
- Prior art keywords
- spi
- bus structure
- ring bus
- mcu module
- spi interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Small-Scale Networks (AREA)
- Bus Control (AREA)
Abstract
The utility model discloses a kind of ring bus structure based on spi bus, it is characterized in that, the ring bus structure includes at least one MCU module with SPI interface and multiple slots, wherein, on the MCU module grafting slot with SPI interface, it is connected by spi bus between described at least one MCU module with SPI interface and is circularized.The ring bus structure is based on SPI interface, and speed can reach Mbps ranks, can meet the requirement of RTU product big data handling capacities and quick response；Each node in the ring bus structure is reciprocity, can neatly increase or delete different functional modules to adapt to different demands, improves line efficiency；The ring bus structure is simple, reduces the complexity of circuit design, improves the reliability of system, while reducing development cost.
Description
Technical field
The utility model is related to bus topolopy, more particularly to a kind of ring bus structure based on spi bus.
Background technology
RTU (remote-terminal unit) is controlled as a kind of remote logic risen afterwards after PLC (programmable logic controller (PLC))
Unit, the outstanding performance applied in wide scope with it, progressively for industry is approved, while also having attracted a collection of tool
The automated manufacturing business for having forward-looking strategy eye has carried out the research and development and manufacture of specialty.Meanwhile, with science and technology it is at full speed
Development, the performance of the relatively weak MCU module of original function (micro-control unit) is also greatly improved, greatly strengthen
The data-handling capacity of RTU (remote-terminal unit) so that complicated algorithm is performed locally rather than telework with communication protocol
Stand or data center is treated as possibility, also no longer only depending on remote work station carries out output control, at this when more
Ground can carry out closed-loop control with regulation.Accordingly, it would be desirable to a kind of high speed and the bus model with flexible expansion are adapted to
Big data quantity and the demand of multi-functional switching.
Bus topolopy is similar with network in circuit design, is segmented into star, tree-like, annular etc..Wherein ring junction
Structure cyclic structure is that each is connected into cyclization from unit and main control unit by high-speed bus, and it has simple structure, circuit
Utilization rate is high, the advantages of extendibility is good, can meet the requirement of RTU (remote-terminal unit).
Traditional RTU (remote-terminal unit) bus topolopy substantially uses star or tree structure.It is this kind of total
Cable architecture generally existing line efficiency is low, the shortcoming of extendibility difference, when Inport And Outport Node increases, the complexity of circuit design
Degree can be multiplied, and be unfavorable for cost control and function switching, it is impossible to meet the need of substantial amounts of data throughput and Function Extension
Ask.
SPI (Serial Peripheral Interface Serial Peripheral Interface (SPI)s) is developed by Motorola Inc.
High speed, full duplex, synchronous serial communication bus are planted, largely used in MCU module (micro-control unit) and ancillary equipment and MCU moulds
Between block (micro-control unit) or with the communication of master cpu in.The more other conventional universal serial bus of speed of spi bus will
Hurry up, Mbps (MBPS) rank can be reached, while the number of pin for using is less, can save in many custom circuits
Interface device and I/O mouth lines, can simplify circuit design, the reliability of system is improved, while also for the layout of pcb board saves empty
Between.Just being in order at it has the characteristics of occupancy interface line is few, and communication efficiency is high, obtains the support of most IC production firms,
Current essentially all of MCU chip is all integrated with one or more SPI interface.
Utility model content
In order to overcome above mentioned problem, present inventor has performed studying with keen determination, a kind of annular based on spi bus is designed total
Cable architecture, it uses the unidirectional loop bus topolopy based on multiple isomorphism nodes, each node to include one with certainly
The slot of dynamic switching switch and one possess two MCU modules of spi bus, are connected using spi bus between node, node hair
The message for going out can reach other any nodes in topological structure, and section can be easily added/remove by automatic switchover slot
Point.
Specifically, the purpose of this utility model is to provide following aspect：
(1), a kind of ring bus structure based on spi bus, it is characterised in that the ring bus structure includes at least
The individual MCU module with SPI interface and multiple slots,
Wherein, on the MCU module grafting slot with SPI interface, described at least one has the MCU of SPI interface
It is connected by spi bus between module and is circularized.
(2), the ring bus structure according to (1), it is characterised in that the MCU module with SPI interface is at least
With two SPI interfaces.
(3), the ring bus structure according to (1), it is characterised in that the slot carries automatic transfer switch.
(4), the ring bus structure according to (3), it is characterised in that the slot has a group address holding wire,
The address signal line is used to identify the grafting MCU module with SPI interface thereon.
(5), the ring bus structure according to (4), it is characterised in that the address signal line is the ground that address is fixed
Location holding wire.
(6), the ring bus structure according to (4), it is characterised in that the address signal line is for address modifiablely
Location holding wire.
The utility model have the advantage that including：
(1) ring bus structure is based on SPI interface, and speed can reach Mbps ranks, can meet RTU product big datas
The requirement of handling capacity and quick response；
(2) each node in ring bus structure is reciprocity, can neatly increase or delete different work(
Energy module improves line efficiency to adapt to different demands；
(3) ring bus structure is simple, reduces the complexity of circuit design, improves the reliability of system, while drop
Low development cost.
Brief description of the drawings
Fig. 1 is shown according to a kind of structural representation of the ring bus structure of preferred embodiment of the utility model.
Drawing reference numeral explanation：
Module1, Module2, Module3, Module4- have two MCU modules of SPI interface
The slot of Slot1, Slot2, Slot3, Slot4- with automatic transfer switch
SPI1, SPI2-SPI interface
ADDR- address signal lines
Data- data flows
Specific embodiment
The utility model is further described below by drawings and Examples.Illustrated by these, this practicality is new
The characteristics of type and advantage will become more apparent from clearly.
Special word " exemplary " means " being used as example, embodiment or illustrative " herein.Here as " exemplary "
Illustrated any embodiment should not necessarily be construed as preferred or advantageous over other embodiments.Although each of embodiment is shown in the drawings
In terms of kind, but unless otherwise indicated, it is not necessary to accompanying drawing drawn to scale.
According to a kind of ring bus structure based on spi bus that the utility model is provided, the ring bus structure includes
At least one MCU module with SPI interface and multiple slots,
Wherein, on the MCU module grafting slot with SPI interface, described at least one has the MCU of SPI interface
It is connected by spi bus between module and is circularized.
Specifically, the multiple MCU module with SPI interface is connected to the total knot of unidirectional loop by spi bus
Structure, the message that wherein each MCU module sends can reach other any MCU modules in ring bus structure, and, pass through
Slot can easily add or remove MCU module.
In one preferred embodiment, the MCU module with SPI interface includes arm processor or single-chip microcomputer.
In a preferred embodiment, the MCU module with SPI interface at least has two SPI interfaces.
Specifically, described two SPI interfaces are all either simplex interfaces：One, as receiving interface, is only used for receiving number
According to, it is impossible to for sending data；Another is only used for sending data, it is impossible to for receiving data as transmission interface.Cause
This, enormously simplify the communication program between MCU module and ancillary equipment and MCU module or with master cpu, reduce journey
The complexity of sequence design, improves reliability.
In the utility model, there are two MCU modules of SPI interface to constitute a nodes for a slot and one,
Comprising multiple structure same node points in the ring bus structure, the structure identical node is referred to as isomorphism node.
When the ring bus structure works, the transmission interface of a data flow node therefrom sends, around ring bus one
In week, the receiving interface of the node is eventually passed back to, eliminate the address procedures of complexity.Either the complexity of hardware or software is all big
Big reduces.
By slot, the addition or removal of node can be easily carried out.
In one preferred embodiment, the slot carries automatic transfer switch.In default situations, it is described automatic
Switching switch is in closure/connected state.
In a preferred embodiment, the slot has a group address holding wire, and the address signal line is used to identify
The grafting MCU module with SPI interface thereon.Specifically, the address signal line is grafting MCU module thereon
One address of setting, the address uniquely identifies grafting MCU module thereon.And the width of address determines that the annular is total
The maximum number of cable architecture interior joint.
The address signal line can be the address signal line, or address modifiable address signal that address is fixed
Line.
In one preferred embodiment, in the case where ring bus structure is constant, according to different communication protocol,
The bus structures can be operated in single cycle or iteration mode of operation.
By the ring bus structure, function can be divided into RTU the related hardware of different expansion modules, according to not
Same demand flexible combination, the performance for reaching RTU is maximized, and RTU is applied in wider occasion, is set for reducing circuit
The complexity of meter, improves the transmission speed of data, increases the serious forgiveness of data, improves the aspects such as the flexibility of equipment with great
Meaning.
It is further described below in conjunction with the drawings and specific embodiments.
As shown in figure 1, the ring bus structure includes four MCU modules with two SPI interfaces：Module1、
Module2, Module3 and Module4, the ring bus structure also include four slots with automatic transfer switch：
Slot1, Slot2, Slot3 and Slot4.Described four there are two MCU modules of SPI interface to be connected by spi bus, be formed
Ring bus structure.
Above in association with being preferred embodiment illustrated to the utility model, but these implementation methods are only models
Example property, only play illustrative effect.On this basis, various replacements and improvement can be carried out to the utility model, these
Each fall within protection domain of the present utility model.
Claims (6)
1. a kind of ring bus structure based on spi bus, it is characterised in that the ring bus structure has including at least one
The MCU module of SPI interface and multiple slots,
Wherein, on the MCU module grafting slot with SPI interface, described at least one has the MCU module of SPI interface
Between by spi bus be connected circularize.
2. ring bus structure according to claim 1, it is characterised in that the MCU module with SPI interface is at least
With two SPI interfaces.
3. ring bus structure according to claim 1, it is characterised in that the slot carries automatic transfer switch.
4. ring bus structure according to claim 3, it is characterised in that the slot has a group address holding wire,
The address signal line is used to identify the grafting MCU module with SPI interface thereon.
5. ring bus structure according to claim 4, it is characterised in that the address signal line is the ground that address is fixed
Location holding wire.
6. ring bus structure according to claim 4, it is characterised in that the address signal line is for address modifiablely
Location holding wire.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621241354.6U CN206249050U (en) | 2016-11-18 | 2016-11-18 | A kind of ring bus structure based on spi bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621241354.6U CN206249050U (en) | 2016-11-18 | 2016-11-18 | A kind of ring bus structure based on spi bus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206249050U true CN206249050U (en) | 2017-06-13 |
Family
ID=59001240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201621241354.6U Active CN206249050U (en) | 2016-11-18 | 2016-11-18 | A kind of ring bus structure based on spi bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206249050U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112612224A (en) * | 2020-12-04 | 2021-04-06 | 中国航空工业集团公司成都飞机设计研究所 | Portable 1394 bus topology customization and expansion device |
| CN113037516A (en) * | 2021-04-06 | 2021-06-25 | 北京集创北方科技股份有限公司 | Communication method, device and system |
-
2016
- 2016-11-18 CN CN201621241354.6U patent/CN206249050U/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112612224A (en) * | 2020-12-04 | 2021-04-06 | 中国航空工业集团公司成都飞机设计研究所 | Portable 1394 bus topology customization and expansion device |
| CN113037516A (en) * | 2021-04-06 | 2021-06-25 | 北京集创北方科技股份有限公司 | Communication method, device and system |
| CN113037516B (en) * | 2021-04-06 | 2022-07-22 | 北京集创北方科技股份有限公司 | Communication method, device and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102866758B (en) | Dynamic power supply management system and method for universal sequence bus concentrator | |
| CN208046629U (en) | The network equipment being electrically isolated with multistage | |
| CN206249050U (en) | A kind of ring bus structure based on spi bus | |
| CN104050146B (en) | Micro control unit (MCU) chip | |
| CN108281982A (en) | Charge transport circuit and charging system for electric automobile | |
| CN104348673A (en) | Debugging and testing method, main control board and business boards | |
| CN107294172A (en) | Terminal device, power supply adaptor and charge control method | |
| CN105978896A (en) | Communication device for converting industry Ethernet slave station into Modbus master station | |
| CN113300367B (en) | Online rapid identification method for key section of power grid and power transmission limit making method and device | |
| CN106027424A (en) | Ethernet exchange device based on RapidIO exchange technology | |
| CN102811152B (en) | Method for realizing real-time transaction and data exchange of multiple main bus network communication | |
| CN111061667A (en) | Wire rod for realizing data transmission of any one way by one dragging of multiple wires | |
| CN106489132A (en) | The method of read-write data, device, storage device and computer system | |
| CN108337286A (en) | One kind cutting packet method and device | |
| CN107127811A (en) | Flexible material cutting robot intelligent digital controller and implementation method | |
| CN105991315A (en) | Link protection method applied to SDN (software defined network), switching device and network controller | |
| CN207884349U (en) | Integrated safety automatic device | |
| CN206294300U (en) | A kind of set CARPLAY communications and the device of USB transmission | |
| CN101958797A (en) | Ethernet power supply system and operating method | |
| CN108390419A (en) | Distribution subregion load factor balance control method and device based on flexible direct current interconnection | |
| CN107544340A (en) | The data acquisition controller of train | |
| CN104077258A (en) | SPI (Serial Peripheral Interface) and Localbus intercommunication method and application thereof | |
| CN106356907A (en) | Domestic power supply system and operation method thereof | |
| CN111078483A (en) | Communication protocol state conversion sequence generation method | |
| CN109449902A (en) | A kind of multiport direct current limiter for flexible direct current electric network fault current limliting |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |