CN206039399U - Embedded hardware systems with debugging facility - Google Patents
Embedded hardware systems with debugging facility Download PDFInfo
- Publication number
- CN206039399U CN206039399U CN201620789397.1U CN201620789397U CN206039399U CN 206039399 U CN206039399 U CN 206039399U CN 201620789397 U CN201620789397 U CN 201620789397U CN 206039399 U CN206039399 U CN 206039399U
- Authority
- CN
- China
- Prior art keywords
- debugging
- function
- board
- tonic chord
- dsp
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The application discloses embedded hardware systems with debugging facility, its area that can effectively reduce the circuit board, the heat dissipation is better, and the consumption is lower, reduces the degree of difficulty that lays wire. This kind of embedded hardware systems with debugging facility, it includes function of tonic chord board and debugging board, function of tonic chord board carries out the information interaction through data interface with the host computer, debugging board is used for data transmission, online emulation and burns the record procedure, but the two is not connected through a plurality of winding displacement plug ground, function of tonic chord board includes digital signal processor DSP, field programmable gate array FPGA, debugging board includes FPGA download and debug interface circuit, DSP download and debug interface circuit, serial ports, network interface.
Description
Technical field
This utility model belongs to the technical field of flush type circuit, more particularly to a kind of embedded hard with debugging function
Part system.
Background technology
In recent years, with the development of microprocessor technology, increasing processor and logical device adopt jtag interface
As the intermediary that its kernel is communicated with PC, and emulator is thus developed, realize the online of processor or PLD
Emulation.The application specific processors such as such as FPGA, DSP, are provided with the jtag interface dedicated for emulator.And, for DSP,
The devices such as FPGA, the emulator of jtag interface is its unique instrument for supporting in-circuit emulation and programming program.So, jtag interface
All it is indispensable standard interface in dsp system, embedded system.It is when embedded system is designed, upper in order to realize
Communication between PC and slave computer, it usually needs directly do an information exchange comprising JTAG on function of tonic chord plate and connect
Mouthful, for data transfer between host computer and slave computer, communicate, in-circuit emulation and programming program.For function of tonic chord plate, when
Debugging is completed and by after program Solidification, it is no longer necessary to debugging module, but now debugging module can still consume the energy of function of tonic chord plate
Amount, takes the area of function of tonic chord plate.
The content of the invention
The technical problems to be solved in the utility model is the defect for overcoming prior art, there is provided a kind of with debugging function
Embedded hardware system, which can effectively reduce the area of circuit board, and radiating is more preferable, and power consumption is lower, reduce wiring difficulty.
The technical scheme for solving the above problems is：This embedded hardware system with debugging function, which includes main work(
Energy plate and debugging board, the function of tonic chord plate carry out information exchange by data-interface and host computer, and the debugging board is used for data
Transmission, in-circuit emulation and burning program, the two is connected pluggablely by some winding displacements；
Function of tonic chord plate includes digital signal processor DSP, on-site programmable gate array FPGA；
Debugging board includes that FPGA is downloaded and debugging interface circuit, DSP are downloaded and debugging interface circuit, serial ports, network interface.
Debugging part is designed as one piece independently of the debugging board outside function of tonic chord plate, function of tonic chord plate and tune by this utility model
Test plate (panel) is connected pluggablely by some winding displacements, and so in R＆D process, needing debugging board to be connected with function of tonic chord plate is carried out
Data transfer, communicate, debug and download；After the final application programming of completion system, just program can be passed through
Debugging board is downloaded to, and final products afterwards no longer need debugging board.This scheme both can completion system
Program debugging, again can reduce area take on the premise of ensure systemic-function integrity, can effectively reduce circuit board
Area, radiating is more preferable, and power consumption is lower, reduces wiring difficulty.
Description of the drawings
Fig. 1 is the circuit block diagram according to the embedded hardware system with debugging function of the present utility model.
Fig. 2 is the physical circuit figure according to the embedded hardware system with debugging function of the present utility model.
Specific embodiment
As shown in figure 1, this embedded hardware system with debugging function, which includes function of tonic chord plate and debugging board, institute
Stating function of tonic chord plate carries out information exchange by data-interface and host computer, the debugging board be used for data transfer, in-circuit emulation and
Burning program, the two is connected pluggablely by some winding displacements；
Function of tonic chord plate includes digital signal processor DSP, on-site programmable gate array FPGA；
Debugging board includes that FPGA is downloaded and debugging interface circuit, DSP are downloaded and debugging interface circuit, serial ports, network interface.
Debugging part is designed as one piece independently of the debugging board outside function of tonic chord plate, function of tonic chord plate and tune by this utility model
Test plate (panel) is connected pluggablely by some winding displacements, and so in R＆D process, needing debugging board to be connected with function of tonic chord plate is carried out
Data transfer, communicate, debug and download；After the final application programming of completion system, just program can be passed through
Debugging board is downloaded to, and final products afterwards no longer need debugging board.This scheme both can completion system
Program debugging, again can reduce area take on the premise of ensure systemic-function integrity, can effectively reduce circuit board
Area, radiating is more preferable, and power consumption is lower, reduces wiring difficulty.
In addition, arranging flat socket on the function of tonic chord plate, flat socket, the winding displacement connection are set on the debugging board
Flat socket on this two boards.So use and be more convenient, and the life-span is longer.
In addition, arranging first, second flat socket on the function of tonic chord plate, the 3rd, the is arranged on the debugging board
Four flat sockets, the first, the 3rd flat socket connection FPGA debugging signals, the second, the 4th flat socket connection DSP debugging letters
Number.FPGA signals and DSP signals are separated, it is ensured that the two does not clash.
In addition, the function of tonic chord plate also includes power module, audio signal sample chip, External memory equipment.Certainly, it is main
Feature board can also include other functions module.
In addition, if using USB port, the debugging board can also include USB interface.
In addition, the FPGA is downloaded and debugging interface circuit includes FPGA jtag interfaces and AS interfaces, the DSP is downloaded
Include DSP jtag interfaces with debugging interface circuit.
In addition, selecting FPGA jtag interfaces, DSP jtag interfaces, serial ports, network interface by wire jumper.
This utility model is illustrated in further detail below.
As shown in Figure 1-2, including function of tonic chord plate 1 and debugging board 2, the function of tonic chord plate 1 and 2 communication link of the debugging board
Connect, the function of tonic chord plate 1 is used for carrying out information exchange by the data-interface and host computer, and the debugging board 2 is used for data
Transmission, in-circuit emulation and burning program.So, the interface related to debugging board 2 of function of tonic chord plate 1 is produced on into one piece of special tune
On test plate (panel) 2, and function of tonic chord plate 1 is connected by the corresponding interface with debugging board 2, in R＆D process, needs debugging board 2 and the function of tonic chord
Plate 1 is connected and carries out data transmission, communicates, debugs and download；After the final application programming of completion system, just can be with
Program is downloaded to by debugging board 2 and run on function of tonic chord plate 1, final products afterwards no longer need debugging board 2, embedded
Debugging board 2 is designed to into standalone module in system, is connected with function of tonic chord plate.This scheme both can completion system program debugging,
The integrity of systemic-function can be ensured again on the premise of taking area is reduced.
The debugging board 2 is provided with flat socket 3, FPGA JTAG mouths 4, AS mouths 5, DSP JTAG mouths 6, serial ports 7, network interface 8
With USB port 9, the flat socket 3 be used for connect the debugging board 2 and the function of tonic chord plate 1, the FPGA JTAG mouths 4, AS
5 and DSP JTAG mouths 6 of mouth are used for in-circuit emulation or burning program, and the serial ports 7, network interface 8 and USB port 9 are used for and peripheral apparatus
Data transmission.So, by function of tonic chord plate 1 related to debugging board 2 FPGA JTAG mouths 4, AS mouths 5, DSP JTAG mouths 6, string
The interface such as mouth 7, network interface 8 and USB port 9 is produced on one piece of special debugging board 2, and function of tonic chord plate 1 passes through corresponding to debugging board 2
Interface is connected, and in R＆D process, needs debugging board 2 to be connected with function of tonic chord plate 1 and carries out data transmission, communicates, debugs and download
Program；After the final application programming of completion system, just program can be downloaded on function of tonic chord plate 1 by debugging board 2
Operation, final products afterwards no longer need debugging board 2.This scheme both can completion system program debugging, again can reduce
Area ensures the integrity of systemic-function on the premise of taking.Further preferred version is：The function of tonic chord plate 1 is provided with can
Programming gate array 10, digital signal processor 11 and functional module 12, the programmable gate array 10 is for input signal
Control process, the digital signal processor 11 are used for the special chip of Digital Signal Processing.Can also be：The function of tonic chord plate
1 is communicated to connect with the debugging board 2 by cable.
Specifically, function of tonic chord plate 1 can by the JTAG on debugging board 2, serial ports RS232, it is in network interface and
FPGA JTAG mouths 4 and AS mouths 5 are drawn, and build debugging module, and connected by flat socket 3 on debugging board mutually, required
Winding displacement number passes through following calculating.
DSP (digital signal processor)：8, FPGA JTAG mouths；Serial ports 2；(2 DM368 need two sets of debugging interfaces)；
Network interface 8：One only isolates 4 lines of transformator (debugging serial interface of 2 DM368 then needs 8 lines)；FPGA (programmable gate array)：
JTAG4 roots；AS 7；In addition with reset line and power and ground etc., can be by the debugging line of DSP and the debugging of FPGA
Line is separately connected with two flat sockets 3.Debugging cable for FPGA has 16 lines；Estimation for DSP debugging needs 64
Root line, in order to the power supply needs for meeting network chip power up line and ground wire.
The above, is only preferred embodiment of the present utility model, not makees any pro forma limit to this utility model
System.It will be apparent to an ordinarily skilled person in the art that every made to above example according to technical spirit of the present utility model
Any simple modification, equivalent variations and modification, still belong to the protection domain of technical solutions of the utility model.
Claims (7)
1. a kind of embedded hardware system with debugging function, it is characterised in that：Which includes function of tonic chord plate and debugging board, described
Function of tonic chord plate carries out information exchange by data-interface and host computer, and the debugging board is used for data transfer, in-circuit emulation and burning
Record program, the two is connected pluggablely by some winding displacements；
Function of tonic chord plate includes digital signal processor DSP, on-site programmable gate array FPGA；
Debugging board includes that FPGA is downloaded and debugging interface circuit, DSP are downloaded and debugging interface circuit, serial ports, network interface.
2. the embedded hardware system with debugging function according to claim 1, it is characterised in that：The function of tonic chord plate
It is upper that flat socket is set, flat socket is set on the debugging board, the winding displacement connects the flat socket on this two boards.
3. the embedded hardware system with debugging function according to claim 2, it is characterised in that：In the function of tonic chord
First, second flat socket is set on plate, the three, the 4th flat sockets are set on the debugging board, the first, the 3rd is flat slotting
Seat connection FPGA debugging signals, the second, the 4th flat socket connection DSP debugging signals.
4. the embedded hardware system with debugging function according to claim 3, it is characterised in that：The function of tonic chord plate
Also include power module, audio signal sample chip, External memory equipment.
5. the embedded hardware system with debugging function according to claim 4, it is characterised in that：The debugging board is also
Including USB interface.
6. the embedded hardware system with debugging function according to claim 1, it is characterised in that：The FPGA is downloaded
Include FPGA jtag interfaces and AS interfaces with debugging interface circuit, the DSP is downloaded and debugging interface circuit includes DSP JTAG
Interface.
7. the embedded hardware system with debugging function according to claim 6, it is characterised in that：Selected by wire jumper
FPGA jtag interfaces, DSP jtag interfaces, serial ports, network interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620789397.1U CN206039399U (en) | 2016-07-26 | 2016-07-26 | Embedded hardware systems with debugging facility |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620789397.1U CN206039399U (en) | 2016-07-26 | 2016-07-26 | Embedded hardware systems with debugging facility |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206039399U true CN206039399U (en) | 2017-03-22 |
Family
ID=58311378
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620789397.1U Active CN206039399U (en) | 2016-07-26 | 2016-07-26 | Embedded hardware systems with debugging facility |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206039399U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105334814A (en) * | 2014-08-13 | 2016-02-17 | 上海华建电力设备股份有限公司 | Modularized embedded system |
| CN107607853A (en) * | 2017-08-18 | 2018-01-19 | 北京集创北方科技股份有限公司 | Adjustment method, device, storage medium and the processor of chip |
| CN108920373A (en) * | 2017-12-29 | 2018-11-30 | 大唐终端技术有限公司 | Debugging embedded software system and method |
-
2016
- 2016-07-26 CN CN201620789397.1U patent/CN206039399U/en active Active
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105334814A (en) * | 2014-08-13 | 2016-02-17 | 上海华建电力设备股份有限公司 | Modularized embedded system |
| CN107607853A (en) * | 2017-08-18 | 2018-01-19 | 北京集创北方科技股份有限公司 | Adjustment method, device, storage medium and the processor of chip |
| CN107607853B (en) * | 2017-08-18 | 2020-03-17 | 北京集创北方科技股份有限公司 | Chip debugging method and device, storage medium and processor |
| CN108920373A (en) * | 2017-12-29 | 2018-11-30 | 大唐终端技术有限公司 | Debugging embedded software system and method |
| CN108920373B (en) * | 2017-12-29 | 2021-06-22 | 大唐终端技术有限公司 | Embedded software debugging system and method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN206773693U (en) | A kind of PCIe Riser cards for meeting OCP Mezzanine card standards | |
| TWI516959B (en) | A method and device for debugging Godson CPU and north and south bridge wafers | |
| CN103218338B (en) | The real-time many DSP debug system of a kind of signal processor system | |
| CN206039399U (en) | Embedded hardware systems with debugging facility | |
| TW201341811A (en) | Adapter module and motherboard testing device using the same | |
| CN103559152A (en) | Device and method for CPU (central processing unit) to access local bus on basis of PCIE (peripheral component interface express) protocol | |
| CN104407882B (en) | A kind of board card device | |
| CN207752467U (en) | A kind of loading equipemtn of fpga chip | |
| CN103226506A (en) | Chip-embedded USB to JTAG debugging device and debugging method | |
| CN105335548A (en) | MCU simulation method for ICE | |
| CN202217264U (en) | Entire machine debugging system | |
| CN107340467A (en) | Test system | |
| JP2016156798A (en) | Universal testing platform and testing method thereof | |
| CN111008102A (en) | FPGA accelerator card high-speed interface SI test control device, system and method | |
| CN207182186U (en) | It is a kind of that there is LED to show and the UI plates of versatile interface | |
| CN110058542A (en) | A kind of development platform device based on ARM9260 | |
| CN206348780U (en) | A kind of measurement jig of server hard disk back plane | |
| CN105094886A (en) | Device and method for burning serial number to lower computer containing RS (Recommended Standard) 485 bus from PC (Personal Computer) machine | |
| CN206741445U (en) | A kind of production domesticization thin client system with KVM functions | |
| CN202404483U (en) | Embedded network server equipment | |
| CN105068482A (en) | Control method and control circuit for realizing CPLD online programming and off-line programming | |
| CN205721775U (en) | A kind of embedded computer board based on ARM Cortex-A7 kernel | |
| CN206378852U (en) | A kind of Multifunctional test equipment | |
| CN207319229U (en) | Simple RS232 multifunctional serial port expanding units | |
| CN105528270B (en) | A kind of JTAG and BDM integrated debuggings interface and its application method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |