CN204390094U - A kind of impedance calibration compensating circuit - Google Patents
A kind of impedance calibration compensating circuit Download PDFInfo
- Publication number
- CN204390094U CN204390094U CN201520106382.6U CN201520106382U CN204390094U CN 204390094 U CN204390094 U CN 204390094U CN 201520106382 U CN201520106382 U CN 201520106382U CN 204390094 U CN204390094 U CN 204390094U
- Authority
- CN
- China
- Prior art keywords
- resistance
- impedance
- network
- fixing
- external
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
A kind of impedance calibration compensating circuit is made up of adjustable resistance network 1 and external impedance network 2.External impedance circuit 2 is made up of targeted loads impedance R3 and spurious impedance R4, R5.Adjustable resistance network 1 is made up of adjustable resistance R1 and " fixing " resistance R2, and it is fixing for wherein " fixing " resistance R2 relative to its value of adjustable resistance R1.Further " fixing " resistance R2 is that pluggable resistance maybe can select resistance, changes its fixed value by external circuit automatic or manual, and " fixing " resistance R2 resistance value is the one group discrete value relevant to external impedance network 2.The scope of " fixing " discrete value of resistance R2 further is generally determined by the ratio of non-essential resistance network R2 and adjustable resistance network 1, and the ratio of adjustable resistance network 1 and external impedance network 2 resistance is fixed value.The utility model structure is simple, solves the problem that Conventional impedance calibration circuit error amount linearly increases with impedance, has a good application prospect.
Description
Technical field
The utility model belongs to electronic technology field, relates to a kind of impedance calibration compensating circuit more specifically.
Background technology
Tradition input, output drive in the Impedance calibrating circuit of (I/O) equipment generally can exist spurious impedance in pin or loaded impedance network, these spurious impedances can be equivalent to the fixed resistance be coupled respectively on targeted loads impedance both sides, and these resistance generally only have very little resistance value.If but loaded impedance resistance is less and adopt the mode of 1:1 calibration mode, for high tolerance system, the change that the spurious impedance of this outside exists will produce huge error.Such as, if hypothesis loaded impedance be that 40 Ω systems have 10%(4 Ω) tolerance, if in the spurious impedance situation of 3 Ω be coupled on loaded impedance, by the basis of system 10% tolerance, increase by 3.8% error.
Traditional Impedance calibrating circuit as shown in Figure 1, comprising: variable resistor 1 and external impedance network 2, and wherein variable resistor 1 is made up of adjustable resistance R1, and external impedance network 2 is made up of targeted loads resistance R3, spurious impedance R4 and spurious impedance R5.
Summary of the invention
The purpose of this utility model provides a kind of impedance calibration compensating circuit for current Impedance calibrating circuit Problems existing exactly.
It is as follows that the utility model solves the technical scheme that its technical matters adopts: a kind of impedance calibration compensating circuit is made up of adjustable resistance network 1 and external impedance network 2, as shown in Figure 2.External impedance circuit 2 is made up of targeted loads impedance R3 and spurious impedance R4, R5.Adjustable resistance network 1 is made up of adjustable resistance R1 and " fixing " resistance R2, and it is fixing for wherein " fixing " resistance R2 relative to its value of adjustable resistance R1.Adjustable resistance R1 one end connects reference voltage DVDD through MOSFET pipe, and the adjustable resistance R1 other end connects " fixing " resistance R2, ground connection after the connection of " fixing " resistance R2 other end spurious impedance R4, spurious impedance R4 connect with loaded impedance R3, spurious impedance R5.Further " fixing " resistance R2 is that pluggable resistance maybe can select resistance, changes its fixed value by external circuit automatic or manual, and " fixing " resistance R2 resistance value is the one group discrete value relevant to external impedance network 2.The scope of " fixing " discrete value of resistance R2 further is generally determined by the ratio of non-essential resistance network R2 and adjustable resistance network 1, and the ratio of adjustable resistance network 1 and external impedance network 2 resistance is fixed value, and formula is as follows:
(1)
Wherein R
ext (tgt)the resistance R of targeted loads impedance
ext (tgt)for spurious impedance R4, R5 resistance and, R
ext (tgt)for the resistance of adjustable electric resistance R1, R
fix (plg)for the resistance of " fixing " resistance T2, PADR is the output voltage values of adjustable resistance network 1, and DVDD is the supply voltage of external impedance network 2.
Further, according to formula 1 based on can determine each component parameter value of compensating circuit with under type, the resistance R of the targeted loads impedance in impedance calibration compensating circuit is first determined
ext (tgt); Then based on maximum, the minimum value (R of spurious impedance
dist), determine the integral value of external impedance network 2; The resistance R of the adjustable electric resistance R1 that the 3rd basis is selected
tuned, by formula 1, calculate the resistance R of " fixing " resistance R2
fix (plg)scope, by dividing the pluggable resistance value obtaining side circuit equally to the Standard resistance range N of R2.
Accompanying drawing explanation
Fig. 1 is the circuit theory diagrams of Conventional impedance calibration circuit.
Fig. 2 is that this uses novel impedance calibration compensating circuit schematic diagram.
Embodiment
Below in conjunction with Figure of description, the utility model is described in further detail, and following instance only for clearly the technical solution of the utility model being described, and can not limit protection domain of the present utility model with this.
As shown in Figure 2, a kind of impedance calibration compensating circuit is made up of adjustable resistance network 1 and external impedance network 2, wherein external impedance circuit 2 is made up of targeted loads impedance R3 and spurious impedance R4, R5, and wherein adjustable resistance network 1 is made up of adjustable resistance R1 and " fixing " resistance R2.
Further, as shown in Figure 2, adjustable resistance R1 one end connects output reference voltage DVDD through MOSFET pipe, the adjustable resistance R1 other end connects " fixing " resistance R2, " fix " the pluggable resistance that resistance R2 is one group of discrete value, adjustable resistance R1 and " fixing " resistance R2 forms adjustable resistance network; " fix " the resistance R2 other end to connect spurious impedance R4, spurious impedance R4 afterwards ground connection of connecting with loaded impedance R3, spurious impedance R5 and form external impedance network.
Further, as shown in Figure 2, suppose in this example R4, R5 in external impedance network and minimum value 0.25 Ω, maximal value 3.25 Ω, and to set loaded impedance R3 be 40 Ω, then the overall resistance of external impedance network is minimum value 40.25 Ω, maximal value 43.25 Ω; The resistance selecting adjustable resistance R1 is 30.5 Ω, as adopted the impedance calibration pattern of 1:1, the scope that can be calculated " fixing " resistance R2 according to formula 1 is 8.75 Ω ~ 11.25 Ω, if carry out 6 sections to divide interval equally within the scope of R2 resistance value, then pluggable resistance value is 8.75 Ω, 9.25 Ω, 9.75 Ω, 10.25 Ω, 10.75 Ω and 11.25 Ω.
Claims (2)
1. an impedance calibration compensating circuit, is characterized in that, is made up of adjustable resistance network (1) and external impedance network (2); Described adjustable resistance network (1) is made up of adjustable resistance R1 and " fixing " resistance R2, and described external impedance circuit (2) is made up of targeted loads impedance R3 and spurious impedance R4, R5; Adjustable resistance R1 one end connects reference voltage DVDD through MOSFET pipe, and the adjustable resistance R1 other end connects " fixing " resistance R2, ground connection after the connection of " fixing " resistance R2 other end spurious impedance R4, spurious impedance R4 connect with loaded impedance R3, spurious impedance R5.
2. impedance calibration compensating circuit according to claim 1, it is characterized in that, " fixing " resistance R2 is that pluggable resistance maybe can select resistance, change fixed value by external circuit automatic or manual, the resistance of " fixing " resistance R2 is the one group discrete value relevant to external impedance network (2).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520106382.6U CN204390094U (en) | 2015-02-14 | 2015-02-14 | A kind of impedance calibration compensating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520106382.6U CN204390094U (en) | 2015-02-14 | 2015-02-14 | A kind of impedance calibration compensating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN204390094U true CN204390094U (en) | 2015-06-10 |
Family
ID=53362797
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201520106382.6U Expired - Fee Related CN204390094U (en) | 2015-02-14 | 2015-02-14 | A kind of impedance calibration compensating circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN204390094U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107018474A (en) * | 2017-05-24 | 2017-08-04 | 上海传英信息技术有限公司 | Intelligent power output amplification calibration method and intelligent power output amplification calibrating installation |
CN109613586A (en) * | 2018-12-27 | 2019-04-12 | 江苏赛诺格兰医疗科技有限公司 | A kind of resistor network position reading circuit and method with compensation resistance |
-
2015
- 2015-02-14 CN CN201520106382.6U patent/CN204390094U/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107018474A (en) * | 2017-05-24 | 2017-08-04 | 上海传英信息技术有限公司 | Intelligent power output amplification calibration method and intelligent power output amplification calibrating installation |
CN107018474B (en) * | 2017-05-24 | 2024-04-12 | 上海传英信息技术有限公司 | Intelligent power amplifier calibration method and intelligent power amplifier calibration device |
CN109613586A (en) * | 2018-12-27 | 2019-04-12 | 江苏赛诺格兰医疗科技有限公司 | A kind of resistor network position reading circuit and method with compensation resistance |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105099171B (en) | A kind of compensation network, switching power circuit and circuit compensation method | |
CN203278749U (en) | Low noise amplifier with automatic level control circuit | |
CN107069999B (en) | The parameter setting method of the radio energy transmission system constant current output of bilateral LC network | |
CN103354419B (en) | Based on fully integrated compensating network on the sheet of constant transconductance amplifier and capacitor multiflier | |
CN204390094U (en) | A kind of impedance calibration compensating circuit | |
CN103956898A (en) | Current reference value automatic adjustment switchover control method of power electronic converter | |
CN105515017B (en) | Meter and the Wide Area Measurement System PMU Optimal Configuration Methods of information security constraint | |
CN110348039A (en) | A kind of decoupling capacitor design method for printed circuit board | |
CN104113202A (en) | Two-way-interlaced power factor correction (PFC) current balancing circuit and air conditioner | |
CN202929082U (en) | Circuit used in intelligent electric energy meter for preventing current sampling offset | |
CN204013207U (en) | Two-way interleaved PFC current balance circuit and air conditioner | |
CN103219965A (en) | Linear phase loss-free matching network implementation method | |
CN109962717A (en) | A kind of temperature-compensation circuit of ultra wide band | |
CN202189088U (en) | Alternating-current voltage isolating and measuring circuit based on combination of mutual inductor and operational amplifier | |
CN104143971A (en) | Negative group delay circuit | |
CN204029963U (en) | Microwave narrow band high power equalizer | |
CN207460129U (en) | A kind of circuit for improving optocoupler transmission characteristic | |
CN204408205U (en) | Single amplifier full-wave rectifying circuit | |
CN103280964B (en) | A kind of circuit of power factor correction | |
US10263593B2 (en) | Filter circuit in radio frequency power detection circuit | |
CN109149969A (en) | Plain type adjustable circuit of output voltage | |
CN104038186A (en) | Retardation comparator | |
CN104092367A (en) | Input-ripple-wave-free power-factor correction circuit with series connection coupling inductors | |
CN203250174U (en) | Voltage measure circuit and automatic change-over switch controller | |
CN106885933B (en) | A kind of current sampling circuit suitable for Superbuck converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150610 Termination date: 20160214 |