CN203984241U - A kind of for the voltage-controlled circuit of inverter DC B US - Google Patents
A kind of for the voltage-controlled circuit of inverter DC B US Download PDFInfo
- Publication number
- CN203984241U CN203984241U CN201420301577.1U CN201420301577U CN203984241U CN 203984241 U CN203984241 U CN 203984241U CN 201420301577 U CN201420301577 U CN 201420301577U CN 203984241 U CN203984241 U CN 203984241U
- Authority
- CN
- China
- Prior art keywords
- bus
- inverter
- voltage
- output
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Inverter Devices (AREA)
Abstract
The utility model is open a kind of for the voltage-controlled circuit of inverter DC B US, comprises current sample module, BUS voltage regulator module and BUS electric capacity; The output of described current sample module is connected in the input of BUS voltage regulator module, and the output of BUS voltage regulator module is connected in BUS electric capacity; Described current sample module is for obtaining the output current of inverter; Described BUS voltage regulator module, for according to the output current value control BUS capacitance voltage value of described inverter, in the time that inverter output current is greater than default current value, is controlled BUS capacitance voltage and is reduced; In the time that inverter output current is less than default current value, controls BUS capacitance voltage and raise.The utility model is also open a kind of for the voltage-controlled method of inverter DC B US.The utility model can reduce the reactive power of inverter, has reduced the power grade of DC-DC converter.
Description
Technical field
The utility model relates to inverter field, particularly relates to a kind of for the voltage-controlled circuit of inverter DC B US.
Background technology
As shown in Figure 1, be the main circuit framework of inverter in prior art.In the time that DC-AC is transformed to full-bridge inverting topological structure, the voltage of DC B US is the direct voltage of stable 380V.The load connecing when the 220Vac output rear class of inverter is while holding resistive load, compared with pure resistive load, under same active power loading condition, while holding resistive load, have a large amount of reactive powers, cause instantaneous active power very large, and instantaneous very large power can be embodied on the DC-DC converter of prime.Therefore when deisgn product, DC-DC converter need to design the power grade of large several multiples, and difficulty and the cost of design cost promote greatly, also cannot meet the design concept of the miniaturization of product simultaneously.As shown in Figure 2, oscillographic 3 passages are that inverter load is the voltage waveform while holding resistive load, and 2 passages are current waveform, and the half period that t1-t4 is inverter is 10mS; The t2-t3 time period is the time span that has output current, is 2.8mS.The active power of calculating whole half wave cycles is 3.3KW, and the effective value electric current in whole half wave cycles is 24.7A; But the current effective value in the t2-t3 time period has reached 24.7*10/2.8=88.2A.That is to say, within the t2-t3 time period that has output current, the real output of inverter has reached 88.2A*230V=20.3KW, is 20.3/3.3=6.1 times of active power.After this power is added the loss of converter, be embodied in the t2-t3 moment on the DC-DC converter of prime.Due to the different qualities of inverter load, an inverter that power grade is 5000VA/4000W, it is 20.3KW that the power grade of DC-DC conversion but needs, and causes the design difficulty of DC-DC converter and cost greatly to increase.
Utility model content
Technical problem to be solved in the utility model is: provide a kind of for the voltage-controlled circuit of inverter DC B US, this circuit can reduce DC-DC inverter power grade in inverter.
In order to solve the problems of the technologies described above, the technical solution adopted in the utility model is:
A kind of for the voltage-controlled circuit of inverter DC B US, comprise current sample module, BUS voltage regulator module and BUS electric capacity;
The output of described current sample module is connected in the input of BUS voltage regulator module, and the output of BUS voltage regulator module is connected in BUS electric capacity;
Described current sample module is for obtaining the output current of inverter;
Described BUS voltage regulator module, for according to the output current value control BUS capacitance voltage value of described inverter, in the time that inverter output current is greater than default current value, is controlled BUS capacitance voltage and is reduced; In the time that inverter output current is less than default current value, controls BUS capacitance voltage and raise.
The beneficial effects of the utility model are: be different from prior art, the voltage of the DC-DC converter of inverter is stablized constant, the utility model gathers the output current of inverter by current sample module, and adjust BUS capacitance voltage by the adjustment of BUS voltage regulator module, in the time that output current is less, control BUS capacitance voltage value and raise, make DC-DC converter provide energy toward BUS capacitor charging; In the time that output current is larger, control BUS magnitude of voltage and reduce, make BUS electric capacity by the needed energy of the most of rear class DC-AC converter of discharging compensation, thereby reduced the reactive power of inverter, reduced the power grade requirement of DC-DC converter.
Brief description of the drawings
Fig. 1 is the main circuit block diagram of inverter in prior art;
Fig. 2 is inverter output current wave figure in the prior art detecting by oscilloscope;
Fig. 3 is the circuit diagram for the voltage-controlled circuit of inverter DC B US in the utility model one execution mode;
Fig. 4 is the circuit diagram for the voltage-controlled circuit of inverter DC B US in the utility model one execution mode;
Fig. 5 is the circuit connecting relation figure of BUS electric capacity and DC-DC converter in prior art;
Main label declaration:
10-current sample module; 20-BUS voltage regulator module; 30-BUS electric capacity.
Embodiment
By describing technology contents of the present utility model, structural feature in detail, being realized object and effect, below in conjunction with execution mode and coordinate accompanying drawing to be explained in detail.
The design of the utility model most critical is: the voltage of adjusting BUS electric capacity 30 by BUS voltage regulator module 20, make the power of DC-DC converter be distributed in uniformly each moment in the cycle, thereby reduce the reactive power of inverter, reduced the power grade requirement of DC-DC converter.
The explanation of the related noun of the utility model
BUS electric capacity: dc-link capacitance, is connected between DC-DC converter DC-AC converter, as the electric capacity of energy storage device;
DC-DC converter: DC-DC converter, converts direct voltage in the circuit of another one direct voltage;
DC-AC converter: direct-current-alternating-current converter, by the circuit of converting direct-current voltage into alternating-current voltage;
Refer to Fig. 3, a kind of for the voltage-controlled circuit of inverter DC B US, comprise current sample module 10, BUS voltage regulator module 20 and BUS electric capacity 30;
The output of described current sample module 10 is connected in the input of BUS voltage regulator module 20, and the output of BUS voltage regulator module 20 is connected in BUS electric capacity 30;
Described current sample module 10 is for obtaining the output current of inverter;
Described BUS voltage regulator module 20, for according to output current value control BUS electric capacity 30 magnitudes of voltage of described inverter, in the time that inverter output current is greater than default current value, is controlled BUS electric capacity 30 lower voltages; In the time that inverter output current is less than default current value, controls BUS electric capacity 30 voltages and raise.
Refer to Fig. 5, in the present embodiment, described BUS electric capacity 30 is between DC-DC converter DC-AC converter, the output of the two ends of BUS electric capacity and DC-DC converter is connected in parallel, and by adjusting, the voltage of BUS electric capacity 30 can be realized DC-DC converter and BUS electric capacity 30 carries out charge or discharge each other.
Wherein, described BUS voltage regulator module 20 comprises BUS voltage reference control circuit U1 and PWM controller; The input of described BUS voltage reference control circuit is connected with the output of described processor, and the output of BUS voltage reference control circuit is connected with the input of PWM controller, and the output of PWM controller is connected with BUS electric capacity 30.
The test side of described current sample module 10 is arranged at the ac output end of inverter, and current sample module 10 obtains different voltage signal DSP_VERF according to the size of inverter output current.BUS voltage reference control circuit compares voltage signal DSP_VERF and default reference voltage 5V-REV, the reference voltage BUS_REF of controlled BUS electric capacity 30 voltages.
Wherein, in the present embodiment, described BUS voltage reference control circuit U1 is subtracter, and BUS voltage reference control circuit subtracts each other voltage signal DSP_VERF and reference voltage 5V-REV, obtains reference voltage BUS_REF.In other embodiments, described BUS voltage reference control circuit can have for single-chip microcomputer etc. the process chip of certain comparison operation function.
PWM controller, according to the control signal of described BUS_REF reference voltage output different duty, is controlled the magnitude of voltage on BUS electric capacity 30.When hour (being less than default current value) of inverter output current, the DSP_VERF magnitude of voltage that current sample module 10 obtains is less, therefore, the reference voltage BUS_REF of the BUS electric capacity 30 obtaining is larger, now PWM controller control BUS electric capacity 30 voltages raise, and DC-DC converter charges on BUS electric capacity 30; In the time that inverter output current is larger, the DSP_VERF magnitude of voltage that current sample module 10 obtains is larger, obtain BUS reference voltage BUS_REF less, now PWM controller control BUS electric capacity 30 lower voltages, BUS electric capacity 30 provides most of energy by self-discharge toward DC-AC converter, and DC-DC converter provides fraction energy.
From foregoing description, the beneficial effects of the utility model are: the utility model utilizes the little magnitude of voltage size of controlling greatly on BUS electric capacity 30 of current value of inverter output, and when making inverter current less, DC-DC converter charges toward BUS electric capacity 30; In the time that inverter output current is larger, BUS electric capacity 30 self-discharge compensation energy, reach the object that reduces the required power grade of DC-DC converter thus.
Refer to Fig. 4, in one embodiment, between described BUS voltage reference control circuit U1 and PWM controller, be also provided with voltage error feedback circuit U2, voltage error feedback circuit U2 draws the error signal of BUS voltage and reference voltage on the one hand by computing, be used for controlling BUS capacitance voltage value, add on the other hand feedback element, make system there is higher stability.
Further, in the present embodiment, described current sample module 10 comprises Hall element and processor, and the output of described Hall element is connected in the input of processor, and the output of processor is connected in described BUS voltage regulator module 20.Hall element gathers the output current of inverter, and the output current signal collecting is delivered to processor, and processor provides different voltage signal DSP_VERF after carrying out computing according to the size of output current.
In the present embodiment, described Hall element can be sent to the output current signal collecting the processor of inverter, after the size of the output current receiving being carried out to computing by the processor of inverter, provides different voltage signal DSP_VERF.Wherein, the processor of described inverter can be selected dsp chip.In other execution mode, described processor can be selected other conventional digital processing units.
Below in conjunction with accompanying drawing and instantiation, the utility model is elaborated.
This example is to be output as 220V/50Hz, and rated power is 5000VA, and the inverter that maximum power is 0.8 is that example is illustrated.The capacitance of the BUS electric capacity 30 of inverter is the parallel connection of 4 820uF/450V electrochemical capacitors, and its total capacitance is 820*4=3280uF.In the time that the load of inverter is resistive load, power factor is 1, and now output current maximum is (5000*0.8/220) * 1.414=25.7A, and maximum output current appears at crest and the trough place of output voltage.
Because maximum output current value is 25.7A, select in the present example in the time that the output current that Hall element collects is less than 20A (described default current value is 20A), DSP_VREF magnitude of voltage in processor control chart 4 is 0V, the now reference voltage BUS_REF=5V_REF-DSP_VREF=5V-0V=5V of BUS electric capacity 30 voltages, by the feedback proportional resistance of BUS capacitance voltage is set, make in the time of BUS_REF=5V, the magnitude of voltage of BUS electric capacity 30 is 390V.
The discharge energy that BUS electric capacity 30 is set can meet 80% loading demand, has
Wherein, C=3280uF; u
high=390V; p
out=5000VA*0.8=4000W; T=1/100Hz=10mS;
Can be calculated u
low=364V.
In the time that needs are controlled BUS voltage and are 364V, BUS_REF voltage should be 5*364/390=4.67V.Now DSP_VREF voltage should be controlled as 5V-4.67V=0.33V.That is to say, in the time that processor detects that inverter output current is greater than 20A, control DSP_VREF voltage and become fast 0.33V, now the voltage of BUS electric capacity 30 is set to 364V, therefore originally for the BUS electric capacity 30 of 390V voltage starts electric discharge, provide energy toward DC-AC conversion; In the time detecting that output current is less than 20A, control DSP_VREF voltage and reduce to 0V by 0.33V before lentamente, decline with the slope of 0.33V/7mS.Now BUS voltage is risen to 390V by control, and DC-DC converter is toward BUS electric capacity 30 makeup energy.
Because inverter specifies to need the ratio of the 3:1 peak value that meets output effective value electric current.Test finds, when output effective value electric current is peak current 1/3 time, power factor is about 0.7 left and right.Waveform as shown in Figure 1.Effective value electric current is now 5000VA*0.7/220=16A; Peak current is 3*16=48A, and continuing there is the time of output current is 3mS left and right.
With reference to figure 2, within the time of t2-t3, power output is 240V*48A=11520W; Due to the effect of BUS voltage reference circuit, moment before output current is greater than 20A, BUS voltage is controlled as 390V, after being greater than 20A, the benchmark BUS_REF of BUS voltage is controlled to 4.67V, most of load energy in the t2-t3 time is provided by 30 electric discharges of BUS electric capacity, and DC-DC converter only need provide fraction energy.In the time that output current is less than 20A again, the benchmark BUS_REF of BUS voltage is controlled from 4.67V rises to 5V, rise time is 7mS according to the property settings of inverter output voltage, within the time of 7mS, DC-DC converter slowly charges to 390V toward BUS electric capacity 30, to limit the power of DC-DC converter.Because set point is 20A, therefore the maximum instantaneous power of DC-DC converter is about 20A*240V=4800W.That is to say that the maximum design power of DC-DC converter only needs 4800W when the maximum instantaneous power of inverter output is 11520W, power grade declines one times, has greatly saved components and parts cost and the volume of DC-DC converter.
In sum, what the utility model provided can reduce the reactive power of inverter for the voltage-controlled circuit of inverter DC B US and method, reduce the power grade requirement of DC-DC converter in inverter, greatly saved components and parts cost and the volume of DC-DC converter.
The foregoing is only embodiment of the present utility model; not thereby limit the scope of the claims of the present utility model; every equivalent structure or conversion of equivalent flow process that utilizes the utility model specification and accompanying drawing content to do; or be directly or indirectly used in other relevant technical fields, be all in like manner included in scope of patent protection of the present utility model.
Claims (5)
1. for the voltage-controlled circuit of inverter DC B US, it is characterized in that, comprise current sample module, BUS voltage regulator module and BUS electric capacity;
The output of described current sample module is connected in the input of BUS voltage regulator module, and the output of BUS voltage regulator module is connected in BUS electric capacity;
Described current sample module is for obtaining the output current of inverter;
Described BUS voltage regulator module, for according to the output current value control BUS capacitance voltage value of described inverter, in the time that inverter output current is greater than default current value, is controlled BUS capacitance voltage and is reduced; In the time that inverter output current is less than described default current value, controls BUS capacitance voltage and raise.
2. according to claim 1ly it is characterized in that for the voltage-controlled circuit of inverter DC B US, described current sample module comprises Hall element and processor;
The output of described Hall element is connected in the input of processor, and the output of processor is connected in described BUS voltage regulator module.
3. according to claim 2ly it is characterized in that for the voltage-controlled circuit of inverter DC B US, described processor is dsp chip.
4. according to claim 2ly it is characterized in that for the voltage-controlled circuit of inverter DC B US, described BUS voltage regulator module comprises BUS voltage reference control circuit and PWM controller;
The input of described BUS voltage reference control circuit is connected with the output of described processor, and the output of BUS voltage reference control circuit is connected with the input of PWM controller, and the output of PWM controller is connected with BUS electric capacity.
According to described in claim 3 or 4 for the voltage-controlled circuit of inverter DC B US, it is characterized in that, described BUS voltage reference control circuit is subtracter.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420301577.1U CN203984241U (en) | 2014-06-06 | 2014-06-06 | A kind of for the voltage-controlled circuit of inverter DC B US |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420301577.1U CN203984241U (en) | 2014-06-06 | 2014-06-06 | A kind of for the voltage-controlled circuit of inverter DC B US |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203984241U true CN203984241U (en) | 2014-12-03 |
Family
ID=51981656
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201420301577.1U Expired - Fee Related CN203984241U (en) | 2014-06-06 | 2014-06-06 | A kind of for the voltage-controlled circuit of inverter DC B US |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203984241U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103997208A (en) * | 2014-06-06 | 2014-08-20 | 深圳市英可瑞科技开发有限公司 | Circuit and method for controlling direct-current BUS voltages in inverter |
-
2014
- 2014-06-06 CN CN201420301577.1U patent/CN203984241U/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103997208A (en) * | 2014-06-06 | 2014-08-20 | 深圳市英可瑞科技开发有限公司 | Circuit and method for controlling direct-current BUS voltages in inverter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102185533B (en) | Stored energy type standard-Z source photovoltaic power generation control system and method | |
Kotsopoulos et al. | Predictive DC voltage control of single-phase PV inverters with small DC link capacitance | |
US9425681B2 (en) | Battery energy storage and power system | |
CN106786485B (en) | Voltage ripple suppression method for direct-current micro-grid under unbalanced load | |
CN201466775U (en) | Storage battery charging and discharging device | |
Singh et al. | Power balance theory based control of grid interfaced solar photovoltaic power generating system with improved power quality | |
Pazhanimuthu et al. | Grid integration of renewable energy sources (RES) for power quality improvement using adaptive fuzzy logic controller based series hybrid active power filter (SHAPF) | |
CN106099983A (en) | The improvement self adaptation droop control method of shunt chopper in a kind of low pressure micro-capacitance sensor | |
CN110120679B (en) | Household photovoltaic energy storage converter coupled with direct current side of photovoltaic inverter | |
CN104467509B (en) | A kind of bidirectional energy-storage current transformer | |
Liu et al. | Reliable transformerless battery energy storage systems based on cascade dual‐boost/buck converters | |
CN114172394A (en) | Control system and control method of energy-feedback type alternating current electronic load | |
CN105991059A (en) | Inverter system and method of reducing capacitance of inverter DC bus | |
US20150069839A1 (en) | Battery Energy Storage, Battery Energy Storage System, Method, Computer Program And Computer Program Product | |
Roggia et al. | Digital control system applied to a PFC boost converter operating in mixed conduction mode | |
CN110196371B (en) | Test system of DC-DC converter | |
CN203984241U (en) | A kind of for the voltage-controlled circuit of inverter DC B US | |
CN103997208A (en) | Circuit and method for controlling direct-current BUS voltages in inverter | |
Vijayakumar et al. | Photovoltaic interfaced three-phase four-wire unified power quality conditioner with extended reference current generation scheme | |
CN109274281B (en) | Suppression system and suppression method for low-frequency input pulsating current of photovoltaic grid-connected inverter | |
CN110208701A (en) | The calculation method of energy-storage system virtual battery internal resistance in a kind of direct-current micro-grid | |
Kotsopoulos et al. | A converter to interface ultra-capacitor energy storage to a fuel cell system | |
CN102332724A (en) | Three-phase four-bridge-arm active power filter under one-cycle control | |
WO2015013255A1 (en) | Bidirectional electrical signal converter | |
Ravi et al. | Ultracapacitor based ride through system for control power supplies in high power converters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee | ||
CP03 | Change of name, title or address |
Address after: Nanshan District Ma Liuzhou Industrial Zone of Shenzhen City, Guangdong province 518052 77 two or three storey Patentee after: SHENZHEN INCREASE TECHNOLOGY CO.,LTD. Address before: Nanshan District Ma Liuzhou Industrial Zone Shenzhen city Guangdong province 518000 building 77 Patentee before: SHENZHEN INCREASE SCIENCE & TECHNOLOGY Co.,Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141203 |