CN203983282U - There is the SOI photodetector of resonant cavity enhancement effect grid array type - Google Patents

There is the SOI photodetector of resonant cavity enhancement effect grid array type Download PDF

Info

Publication number
CN203983282U
CN203983282U CN201420408915.1U CN201420408915U CN203983282U CN 203983282 U CN203983282 U CN 203983282U CN 201420408915 U CN201420408915 U CN 201420408915U CN 203983282 U CN203983282 U CN 203983282U
Authority
CN
China
Prior art keywords
grid array
photodetector
soi
resonant cavity
ohmic contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420408915.1U
Other languages
Chinese (zh)
Inventor
洪慧
李梦
刘倩文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Dianzi University
Original Assignee
Hangzhou Dianzi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Dianzi University filed Critical Hangzhou Dianzi University
Priority to CN201420408915.1U priority Critical patent/CN203983282U/en
Application granted granted Critical
Publication of CN203983282U publication Critical patent/CN203983282U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Light Receiving Elements (AREA)

Abstract

The utility model discloses a kind of SOI photodetector with resonant cavity enhancement effect grid array type, the semiconductor CMOS process technology limit of existing CMOS photodetector structure the improvement of device architecture and electrology characteristic.The utility model comprises p-type Semiconductor substrate, buries oxide layer, N-shaped doped region, p-type ohmic contact regions, PCOMP, top layer oxide layer and the polysilicon of electrode, annular voltage pole, N-shaped ohmic contact regions, output electrode, grid array type circlewise; The utility model has solved between quantum efficiency and responsiveness because the problem of the former thereby mutual restriction of absorber thickness, the performance of photodetector is improved greatly, application is also widened greatly, reduce electro-optical system volume, reduced system weight, improved systematic function and reliability, be conducive to saving resource simultaneously.

Description

There is the SOI photodetector of resonant cavity enhancement effect grid array type
Technical field
The utility model belongs to technical field of semiconductors, relates to a kind of SOI photodetector with resonant cavity enhancement effect grid array type.
Background technology
Because the continuous growth of optical fiber communication, infrared remote sensing and Military Application demand has promoted the development of semiconductor part and optical circuit thereof.Along with the continuous embodiment of optical circuit system powerful advantages, photoelectric device and circuit thereof have a wide range of applications in fields such as computing system, free space satellite system, optical disc storage application, imaging system and communication systems.Consider the compatibility of CMOS technique, traditional Si base photodetector is that the injection of carrying out N-shaped ion on Si substrate forms n well region (n-well), closes on the source region that forms p between n well region, at the metal lead wire of source region Base top contact electrode in substrate top; In n well region, carry out p-type Implantation and form the PCOMP of grid array shape by grid array type, generate the ohmic contact regions of n in the part at PCOMP and n well region edge, and at the metal lead wire of ohmic contact regions Base top contact electrode; Form the ohmic contact regions of p at each PCOMP top, and at the metal lead wire of the Base top contact electrode of ohmic contact regions.Traditional cmos photodetector is because the absorption coefficient of Si is lower, thereby quantum efficiency is low, if improve quantum efficiency by increasing absorber thickness, can make bandwidth greatly reduce, and is unfavorable for improving the composite characteristic of device and system.Along with the development of semiconductor technology and TCAD, adopt spatial modulation (SML), the horizontal isostructural CMOS photodetector of PIN to be subject to CMOS process technology limit, responsiveness and bandwidth cannot further meet the demand of the light interconnection such as ultrahigh speed short distance.In order to realize the more photodetector of high-responsivity and bandwidth, researcher has also proposed avalanche breakdown photodetector (APD) structure based on silicon CMOS technique, the performance such as responsiveness and frequency bandwidth of this structure is all better, weak point is that photodetector need to apply high reverse biased, has limited photodetector application scope greatly.
Summary of the invention
The utility model is for the deficiencies in the prior art, a kind of SOI photodetector with resonant cavity enhancement effect grid array type is provided, by introducing Fabry-spread out chamber, utilize grid array type structure simultaneously, increase depletion region area, quantum efficiency is increased greatly, can not make Bandwidth Reduction simultaneously, this device can be realized in SOI CMOS technique, concrete well processing compatibility, thus can integrate and form electro-optical system on optoelectronic integrated circuit chip or sheet with common cmos device; Compare other CMOS compatible photodetectors simultaneously, there is high-quantum efficiency, high-responsivity and high bandwidth feature.
A kind of resonant cavity enhanced photoelectric detector with grid array type PCOMP of the utility model, comprises p-type Semiconductor substrate, buries oxide layer, N-shaped n-well well region, p-type ohmic contact regions, PCOMP, top layer oxide layer and the polysilicon of electrode, annular voltage pole, N-shaped ohmic contact regions, output electrode, grid array shape circlewise;
Be provided with and bury oxide layer apart from p-type semiconductor substrate surface 2 um places, p-type Semiconductor substrate upper surface is provided with N-shaped n-well well region, annular p-type ohmic contact regions is arranged on p-type Semiconductor substrate upper surface and is positioned at N-shaped n-well well region outside, electrode is arranged on annular p-type ohmic contact regions circlewise, be arranged on p-type Semiconductor substrate upper surface in annular N-shaped ohmic contact regions and be positioned at N-shaped n-well well region inner side, annular voltage pole is arranged on annular N-shaped ohmic contact regions, at p-type Semiconductor substrate upper surface and be positioned at annular voltage pole inner side and be provided with the PCOMP of grid array shape, the output electrode of grid array type is set on the PCOMP of grid array shape, between each electrode of p-type Semiconductor substrate 1 upper surface, cover layer of oxide layer, at surface coverage one deck polysilicon of oxide layer,
Described p-type Semiconductor substrate is Sapphire Substrate or silicon substrate;
The described oxidated layer thickness that buries is 140nm;
Described N-shaped n-well well region thickness is 1.5um;
The PCOMP thickness of described grid array shape is 1um;
The oxidated layer thickness of described top layer is 140nm;
Described polysilicon thickness is 60nm;
The material of described electrode circlewise, annular voltage pole and output electrode is respectively the one of Al or Cu;
Distance between described each PCOMP is 1um.
The described epitaxial growth mode of burying oxide layer, N-shaped n-well well region, the PCOMP of grid array shape, HenXing ohmic contact regions, annular p-type ohmic contact regions is note oxygen isolation (SIMOX).
The utility model, by introducing Fabry-spread out chamber, makes light wave reciprocating motion in cavity, thereby makes light wave Multiple through then out absorbed layer reach photoelectricity enhancement effect, and device can obtain higher quantum efficiency.Utilize grid array type structure, increase depletion region area, simultaneously because absorbed layer is thinner, the transit time of the electron-hole pair that photo-generated carrier produces in absorbed layer is less, can make device obtain higher bandwidth, solve between the quantum efficiency of photodetector and bandwidth the problem of restriction mutually.
In the utility model method, epitaxial growth is note oxygen isolation (SIMOX) mode, and utility model point of the present utility model is, the longitudinally change of (three-dimensional) structure horizontal to photodetector based on SOI CMOS technique.
Beneficial effect: the utility model, by changing horizontal, longitudinal (three-dimensional) structure of photodetector, makes this new device have higher responsiveness and bandwidth in the time working as photodetector.
Brief description of the drawings
Fig. 1 is structural representation of the present utility model;
Fig. 2 is the vertical view of Fig. 1;
Fig. 3 is the A-A schematic cross-section of Fig. 1;
Fig. 4 is the B-B schematic cross-section of Fig. 1.
Embodiment
As shown in Fig. 1,2,3 and 4, there is a SOI photodetector for resonant cavity enhancement effect grid array type, comprise p-type Semiconductor substrate 1, bury oxide layer 2, N-shaped n-well well region 3, p-type ohmic contact regions 4, PCOMP 9, top layer oxide layer 11 and the polysilicon 10 of electrode 5, annular voltage pole 6, N-shaped ohmic contact regions 7, output electrode 8 and grid array shape circlewise;
Apart from the surperficial 2 um places of p-type Semiconductor substrate 1 be provided with thickness be 140nm bury oxide layer 2, p-type Semiconductor substrate 1 upper surface is provided with the N-shaped n-well well region 3 that thickness is 1.5um, annular p-type ohmic contact regions 4 is arranged on p-type Semiconductor substrate upper surface and is positioned at N-shaped n-well well region outside, electrode 5 is arranged on annular p-type ohmic contact regions circlewise, the N-shaped ohmic contact regions 7 of annular is arranged on p-type Semiconductor substrate upper surface and is positioned at N-shaped n-well well region inner side, annular voltage pole 6 is arranged on annular N-shaped ohmic contact regions, at p-type Semiconductor substrate upper surface and be positioned at annular voltage pole 6 inner sides and be provided with the PCOMP 9 that thickness is the grid array shape of 1um, the output electrode 8 of grid type is set on the PCOMP of grid array shape, between each electrode of p-type Semiconductor substrate 1 upper surface, cover the oxide layer 11 that a layer thickness is 140nm, the polysilicon 10 that is 60nm in surface coverage a layer thickness of oxide layer.
Described p-type Semiconductor substrate is silicon substrate;
Distance between described each PCOMP is 1um;
The material of described electrode circlewise, annular voltage pole and output electrode is not all person Cu;
The described epitaxial growth mode of burying oxide layer, N-shaped n-well well region, the PCOMP of grid array shape, HenXing ohmic contact regions, annular p-type ohmic contact regions is injection oxygen isolation technology.
When photon incides photosensitive equipment surperficial, absorbed part photon can excite photosensitive material production electron-hole pair, forms electric current, is called photoelectric effect, and the electronics now producing is called quantum efficiency with the ratio of the number of photons of all incidents.The quantum efficiency computing formula of normal optical electric explorer , the computing formula of the quantum efficiency of resonant cavity type photodetector , wherein r 1, r 2for the reflection coefficient of the upper and lower minute surface of resonant cavity, for the absorption coefficient of material, L is depletion layer thickness.In resonant cavity, owing to choosing suitable mirror up and down, it is large that reflection coefficient becomes, the structure of grid array type can increase the effective area of depletion layer simultaneously, but the motion for charge carrier can not cause delay, thereby can in the time of thin depletion layer, obtain larger quantum efficiency, ensure that bandwidth can not narrow simultaneously.When top mirror is a pair of Si-SiO2, when end mirror is three couples of Si-SiO2, can be calculated by formula =0.325, be the 2-3 of normal optical electric explorer doubly.This is the method for having supported theoretically to improve with the cavity resonator structure of grid array type device quantum efficiency, has higher responsiveness when device is interconnected for light.

Claims (10)

1. there is the SOI photodetector of resonant cavity enhancement effect grid array type, comprise p-type Semiconductor substrate, bury oxide layer, N-shaped n-well well region, p-type ohmic contact regions, PCOMP, top layer oxide layer and the polysilicon of electrode, annular voltage pole, N-shaped ohmic contact regions, output electrode, grid array type circlewise;
It is characterized in that: be provided with and bury oxide layer apart from p-type semiconductor substrate surface 2 um places, p-type Semiconductor substrate upper surface is provided with N-shaped n-well well region, annular p-type ohmic contact regions is arranged on p-type Semiconductor substrate upper surface and is positioned at N-shaped n-well well region outside, electrode is arranged on not annular p-type ohmic contact regions circlewise, be arranged on p-type Semiconductor substrate upper surface in annular N-shaped ohmic contact regions and be positioned at N-shaped n-well well region inner side, annular voltage pole is arranged on annular N-shaped ohmic contact regions, at p-type Semiconductor substrate upper surface and be positioned at annular voltage pole inner side and be provided with the PCOMP of grid array shape, the output electrode of grid type is set on the PCOMP of grid array shape, between each electrode of p-type Semiconductor substrate 1 upper surface, cover layer of oxide layer, at surface coverage one deck polysilicon of oxide layer.
2. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: described p-type Semiconductor substrate is Sapphire Substrate or silicon substrate.
3. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: the described oxidated layer thickness that buries is 140nm.
4. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: described N-shaped n-well well region thickness is 1.5um.
5. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: the PCOMP thickness of described grid array shape is 1um.
6. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: the oxidated layer thickness of described top layer is 140nm.
7. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: described polysilicon thickness is 60nm.
8. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: the material of described electrode circlewise, annular voltage pole and output electrode is respectively the one of Al or Cu.
9. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: the distance between each PCOMP is 1um.
10. the SOI photodetector with resonant cavity enhancement effect grid array type according to claim 1, is characterized in that: the described epitaxial growth mode of burying oxide layer, N-shaped n-well well region, the PCOMP of grid array shape, HenXing ohmic contact regions, annular p-type ohmic contact regions adopts note oxygen partition method to realize.
CN201420408915.1U 2014-07-23 2014-07-23 There is the SOI photodetector of resonant cavity enhancement effect grid array type Expired - Fee Related CN203983282U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420408915.1U CN203983282U (en) 2014-07-23 2014-07-23 There is the SOI photodetector of resonant cavity enhancement effect grid array type

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420408915.1U CN203983282U (en) 2014-07-23 2014-07-23 There is the SOI photodetector of resonant cavity enhancement effect grid array type

Publications (1)

Publication Number Publication Date
CN203983282U true CN203983282U (en) 2014-12-03

Family

ID=51980704

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420408915.1U Expired - Fee Related CN203983282U (en) 2014-07-23 2014-07-23 There is the SOI photodetector of resonant cavity enhancement effect grid array type

Country Status (1)

Country Link
CN (1) CN203983282U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104103649A (en) * 2014-07-23 2014-10-15 杭州电子科技大学 Grid array type SOI photoelectric detector with resonant cavity enhancement effects

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104103649A (en) * 2014-07-23 2014-10-15 杭州电子科技大学 Grid array type SOI photoelectric detector with resonant cavity enhancement effects

Similar Documents

Publication Publication Date Title
WO2017148098A1 (en) Optical waveguide detector and optical module
CN102201483B (en) Silicon nanowire grating resonant enhanced photoelectric detector and manufacturing method thereof
CN110416335A (en) Silicon substrate near-infrared single photon avalanche diode detector and preparation method thereof
CN104465853B (en) Avalanche photodiode and manufacturing method thereof
CN110896112B (en) Waveguide integrated GeSn photoelectric detector and manufacturing method thereof
CN110212053B (en) Silicon-based interdigital photoelectric detector
CN107359221B (en) A kind of infrared detector preparation method based on SOI- quantum dot heterostructures
CN112038441A (en) Waveguide-coupled silicon-based photoelectric detector and preparation method thereof
CN112018211B (en) Avalanche photodetector and preparation method thereof
CN108666382B (en) SOI-based LSAMBM avalanche photodiode and preparation method thereof
CN114914325B (en) Multi-junction near-infrared single-photon avalanche diode and preparation method thereof
CN113707751B (en) Single photon avalanche photoelectric detector and preparation method thereof
JP2019501535A (en) Avalanche photodetector
CN203983286U (en) There is the SOI photodetector of resonant cavity enhancement effect bar grid type
CN111640813A (en) Broad-spectrum high-absorption solar cell
CN103904152A (en) Photoelectric detector and manufacturing method thereof and radiation detector
CN203983282U (en) There is the SOI photodetector of resonant cavity enhancement effect grid array type
CN104103649A (en) Grid array type SOI photoelectric detector with resonant cavity enhancement effects
US11508867B2 (en) Single photon avalanche diode device
CN110890436B (en) Waveguide type GeSn photoelectric transistor and manufacturing method thereof
US9190550B2 (en) Photodiode
CN105990464A (en) Semiconductor light-receiving device
WO2022133660A1 (en) Single-photon avalanche diode and photoelectric sensing device
CN112366235A (en) Waveguide type germanium-based photoelectric detector and preparation method thereof
CN104103658A (en) Bar grating type SOI photoelectric detector with resonant cavity enhancement effects

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141203

Termination date: 20160723