CN203894668U - Band-gap reference voltage source - Google Patents
Band-gap reference voltage source Download PDFInfo
- Publication number
- CN203894668U CN203894668U CN201420099572.5U CN201420099572U CN203894668U CN 203894668 U CN203894668 U CN 203894668U CN 201420099572 U CN201420099572 U CN 201420099572U CN 203894668 U CN203894668 U CN 203894668U
- Authority
- CN
- China
- Prior art keywords
- pmos pipe
- positive
- resistance
- differential pair
- negative
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Control Of Electrical Variables (AREA)
- Amplifiers (AREA)
Abstract
The utility model discloses a band-gap reference voltage source, and belongs to the technical field of integrated circuits. The band-gap reference voltage source comprises a first common-gate differential pair consisting of first and second PMOS (p-channel metal oxide semiconductor) transistors, a second common-gate differential pair consisting of sixth and seventh PMOS transistors, a third common-gate differential pair consisting of third and fourth PMOS transistors, a fourth common-gate differential pair consisting of eighth and ninth PMOS transistors, first and second PNP type triodes, first and second operational amplifiers, fifth and tenth PMOS transistors, first, second and third resistors with negative temperature coefficients and a fourth resistor with a positive temperature coefficient. According to the band-gap reference voltage source, multi-order nonlinear temperature characteristic components of the resistors with different temperature coefficients are used for compensating high-order components of the band-gap reference voltage source, so that the aims of high accuracy and low temperature coefficients are fulfilled on the premise of not increasing the process cost; a bias circuit with a common-source common-gate structure is adopted, so that the aim of high power output rejection ratio is fulfilled.
Description
Technical field
The utility model discloses bandgap voltage reference, belong to the technical field of integrated circuit.
Background technology
Along with the development of electronic technology, portable type electronic product, as notebook computer, mobile phone etc., because its volume is little, easy to use, is more and more subject to people's favor.And improve constantly and computing machine, communication and multimedia technology constantly merge in the situation that, increasing function is integrated in the chip of these products at circuit integrated horizontal.
But portable type electronic product is had higher requirement as precision, power consumption, stability and anti-noise ability etc. to ic core piece performance, and wherein in mimic channel or hybrid circuit, need various reference source that voltage or electric current are accurately provided, this benchmark must be very little to the degree of dependence of the power supply of externally fed and technological parameter, and with the relation of temperature be controlled, to ensure internal circuit steady operation.Bandgap voltage reference can accurately provide the magnitude of voltage of a low-temperature coefficient, as the reference voltage of system-level circuit.In addition, in some high-precision systems, as data converter, the temperature coefficient of the circuit of bandgap voltage reference, PSRR(Power Supply Rejection Ratio, Power Supply Rejection Ratio) performance directly affects entire system performance.Along with the development of technology, more and more higher to the requirement of these High Definition Systems, thus bandgap voltage reference is proposed to higher requirement.
Traditional bandgap voltage reference, compensates the single order item of temperature, and its temperature coefficient is higher, cannot meet the requirement of High Definition Systems, and the benchmark source generating circuit that the higher order term of temperature is compensated, its complex structure, power consumption and area are all larger.
Thereby, provide the band-gap reference source generating circuit of a kind of low-temperature coefficient and simple in structure, high PSRR, operation at low power supply voltage that power consumption is little to become the problem of the current reference voltage source development solution of needing badly.
Utility model content
Technical problem to be solved in the utility model is for the deficiency of above-mentioned background technology, and bandgap voltage reference is provided.
The utility model adopts following technical scheme for realizing above-mentioned utility model object.
Bandgap voltage reference, comprise: first of first, second PMOS pipe composition is total to grid differential pair, six, second of the 7th PMOS pipe composition be total to grid differential pair, three, the 4th PMOS manages the 3rd of composition and is total to grid differential pair, and the 4th of the 8th, the 9th PMOS pipe composition is total to grid differential pair, first, second positive-negative-positive triode, first, second amplifier, five, the tenth PMOS manages, and has first, second, third resistance of negative temperature coefficient, has the 4th resistance of positive temperature coefficient (PTC);
Wherein:
Described first, second, third, fourth, the 5th PMOS pipe source electrode all connects positive source;
The described second common gate tie point, the 4th grid tie point, the tenth gate pmos that is total to grid differential pair that is total to grid differential pair extremely all connects bias voltage;
The source electrode of described the 6th PMOS pipe connects a described PMOS pipe drain electrode;
The source electrode of described the 7th PMOS pipe connects described the 2nd PMOS pipe drain electrode;
The source electrode of described the 8th PMOS pipe connects described the 3rd PMOS pipe drain electrode;
The source electrode of described the 9th PMOS pipe connects described the 4th PMOS pipe drain electrode;
The source electrode of described the tenth PMOS pipe connects described the 5th PMOS pipe drain electrode;
Described the first amplifier, the first positive-negative-positive transistor emitter described in its negative input termination, its positive input terminal connects first resistance one end, the second amplifier negative input end, the 7th PMOS pipe drain electrode, its output terminal connection first grid tie point, the 5th gate pmos utmost point of grid differential pair altogether;
Described the second amplifier, its positive input terminal connects second resistance one end, the 8th PMOS pipe drain electrode, its output terminal connection the 3rd grid tie point of grid differential pair altogether;
Described the first resistance, its another termination second positive-negative-positive transistor emitter;
Described the 3rd, the 4th resistance one end connects respectively at the 9th PMOS pipe drain electrode;
The other end of described the 4th resistance is connected with the tenth PMOS pipe drain electrode;
The base stage of the base stage of described the first positive-negative-positive triode and collector, the second positive-negative-positive triode and collector, the second resistance other end, another termination power cathode of the 3rd resistance.
As the further prioritization scheme of described bandgap voltage reference, described first, second, third, fourth, the 5th PMOS pipe has identical breadth length ratio.
As the further prioritization scheme of described bandgap voltage reference, described the 6th, the 7th, the 8th, the 9th, the tenth PMOS pipe has identical size.
As the further prioritization scheme of described bandgap voltage reference, doubly, N is positive integer to the N that described the second positive-negative-positive triode area is the first positive-negative-positive triode area.
The utility model adopts technique scheme, has following beneficial effect:
(1) be different from traditional single order technique for temperature compensation, the utility model adopts the resistance of several different temperatures characteristics common in traditional handicraft, utilize the multistage nonlinear temperature characteristic component of these resistance to carry out the high order component of compensation band gap reference voltage source, can not increase under the prerequisite of process costs, realize high precision and low-temperature coefficient object;
(2), by adopting the biasing circuit of cascode structure, realize the object of high power supply output rejection ratio.
Brief description of the drawings
Fig. 1 is the circuit diagram of specific embodiment.
Fig. 2 is the temperature coefficient figure of bandgap voltage reference shown in specific embodiment.
Fig. 3 is the Power Supply Rejection Ratio figure of bandgap voltage reference shown in specific embodiment.
Number in the figure explanation: M1-M10 is the first to the tenth PMOS pipe, and Q1, Q2 are first, second positive-negative-positive triode, and R1-R4 is first to fourth resistance, and OP1, OP2 are first, second amplifier.
Embodiment
Below in conjunction with accompanying drawing, the technical scheme of utility model is elaborated:
Bandgap voltage reference as shown in Figure 1, comprise: first, the 2nd PMOS pipe M1, first of M2 composition is total to grid differential pair, the 6th, the 7th PMOS pipe M6, second of M7 composition is total to grid differential pair, the 3rd, the 4th PMOS pipe M3, the 3rd of M4 composition is total to grid differential pair, the 8th, the 9th PMOS pipe M8, the 4th of M9 composition is total to grid differential pair, first, the second positive-negative-positive triode Q1, Q2, first, the second amplifier OP1, OP2, the 5th, the tenth PMOS pipe M5, M10, there is first of negative temperature coefficient, second, the 3rd resistance R 1, R2, R3, there is the 4th resistance R 4 of positive temperature coefficient (PTC).
First, second, third, fourth, the 5th PMOS pipe M1, M2, M3, M4, M5 source electrode all meet positive source VCC.Grid tie point, the tenth PMOS pipe M10 grid that the second common gate tie point, the 4th that is total to grid differential pair is total to grid differential pair all meet bias voltage Vbias.The source electrode of the 6th PMOS pipe M6 connects a PMOS pipe M1 drain electrode.The source electrode of the 7th PMOS pipe M7 connects the 2nd PMOS pipe M2 drain electrode.The source electrode of the 8th PMOS pipe M8 connects the 3rd PMOS pipe M3 drain electrode.The source electrode of the 9th PMOS pipe M9 connects the 4th PMOS pipe M4 drain electrode.The source electrode of the tenth PMOS pipe M10 connects the 5th PMOS pipe M5 drain electrode.The first amplifier OP1, its negative input termination first positive-negative-positive triode Q1 emitter, its positive input terminal connects first resistance R 1 one end, the second amplifier OP2 negative input end, the 7th PMOS pipe M7 drain electrode, and its output terminal connects first, and grid tie point, the 5th PMOS of grid differential pair manage M5 grid altogether.The second amplifier OP2, its positive input terminal connects second resistance R 2 one end, the 8th PMOS pipe M8 drain electrode, its output terminal connection the 3rd grid tie point of grid differential pair altogether.Another termination second positive-negative-positive triode Q2 emitter of the first resistance R 1.Three, the 4th resistance R 3, R4 one end connect respectively at the 9th PMOS pipe M9 drain electrode.The other end of the 4th resistance R 4 is connected with the tenth PMOS pipe M10 drain electrode.The base stage of the base stage of the first positive-negative-positive triode Q1 and collector, the second positive-negative-positive triode Q2 and collector, second resistance R 2 other ends, the 3rd resistance R 3 another termination power cathode GND.The tie point of the tenth PMOS pipe M10 drain electrode and the 4th resistance R 4 is the output terminal of bandgap voltage reference, output reference voltage Vout.
First, second, third, fourth, the 5th PMOS pipe M1, M2, M3, M4, M5 have identical breadth length ratio.Six, the 7th, the 8th, the 9th, the tenth PMOS pipe M6, M7, M8, M10 have identical size.The second positive-negative-positive triode Q2 area SQ2 is N times of the first positive-negative-positive triode Q1 area SQ1.
Reference voltage V out is:
Vout=IM5*R4+(IM4+IM5)*R3 （1），
In formula (1): IM4 is the electric current of the 4th PMOS pipe of flowing through, IM5 is the electric current of the 5th PMOS pipe of flowing through.
The electric current I M1 of a PMOS pipe flows through:
IM1=IM2=K1*IM5 （2），
In formula (2): IM2 is the electric current of the 2nd PMOS pipe of flowing through, and K1 represents that the width of M5 is M1(or M2) K1 of width is doubly.
The electric current I M3 of the 3rd PMOS pipe flows through:
IM3=K2*IM4 (3),
In formula (3): K2 represents to show that M4 width is K2 times of M3 width.
In formula (4): Is1, Is2 are the saturation currents of Q1, Q2, VT=KT/q, q is electron charge, K is Boltzmann constant, and T is thermodynamic temperature, and Vbe1 is the voltage between the first positive-negative-positive transistor base and emitter, Vbe2 is the voltage between the second positive-negative-positive transistor base and emitter
Combination again:
ΔVbe=Vbe1-Vbe2=VT*ln(Is2/Is1)=VT*ln(N) （5），
Obtain:
Vout=ΔVbe*(R4/(K1*R1))+(Vbe1/(K2×R2)+ΔVbe*R3/(K1*R1)) （6），
R=R0+a (T-T0)+b (T-T0) arbitrarily
2(expansion of Taylor's approximation to function), wherein R0 is temperature corresponding resistance while being T0, a, b parameter are relevant with technique,
Being changed to of correspondence:
R1=R0+a1*(T-T0)+b1*(T-T0)
2
R2=R0+a2*(T-T0)+b2*(T-T0)
2 （7），
R3=R0+a3*(T-T0)+b3*(T-T0)
2
R4=R0+a4*(T-T0)+b4*(T-T0)
2
A1, b1 are the technological parameter of the first resistance, a2, b2 are the technological parameter of the second resistance, a3, b3 are the technological parameter of the 3rd resistance, a4, b4 are the technological parameter of the 4th resistance, because first, second, third resistance is negative temperature coefficient, the resistance of first, second, third resistance reduces along with increase in temperature, and the 4th resistance of positive temperature coefficient (PTC) is along with temperature raises and raises.
Bring formula (7) into formula (6), obtain the multistage function about temperature T, Δ Vbe is the function of first order about temperature T, Vbe1 is the multistage function about T, select the resistance of first to fourth resistance and the value of K1, K2, in formula (6), can reach and minimize about the higher order term of T, linear error also can reach and minimize.By adjusting the size of the adjustable reference voltage of ratio of resistance value of the first resistance R 1, the second resistance R 2, the 3rd resistance R 3, the 4th resistance R 4, thereby produce the reference voltage of low-temperature coefficient.Visible, utilize the multistage nonlinear temperature characteristic component of different temperature coefficients resistance to carry out the high order component of compensation band gap reference voltage source, can not increase under the prerequisite of process costs, realize high precision and low-temperature coefficient object.
M1 and M6, M2 and M7, M3 and M8, M4 and M9, M5 and M10 form cascode structure, and M1, M2, M3, M4, M5 adopt identical size simultaneously, Power Supply Rejection Ratio adds and adopts operational amplifier 1 and operational amplifier 2 to improve loop gain, so can reach very high effect.
By seeing in Fig. 2 (transverse axis is temperature, and the longitudinal axis is voltage), in the scope of-25 DEG C～100 DEG C, benchmark changes only 0.28mV, is equivalent to 3.2ppm/ DEG C.
By seeing in Fig. 3 (transverse axis is frequency, and the longitudinal axis is Power Supply Rejection Ratio), adopt after said structure the PSRR(Power Supply Rejection Ratio of benchmark) there is good performance.Frequency point at several differentiation power supply rejection ratio characteristics can draw following data: 1KHz(-108dB), 10KHz(-98dB), 100kHz(-79dB) and, 1MHz (58dB), 10MHz (40dB).
Claims (4)
1. bandgap voltage reference, it is characterized in that: comprising: first of first, second PMOS pipe composition is total to grid differential pair, six, second of the 7th PMOS pipe composition be total to grid differential pair, three, the 3rd of the 4th PMOS pipe composition the be total to grid differential pair, eight, the 4th of the 9th PMOS pipe composition the be total to grid differential pair, first, second positive-negative-positive triode, first, second amplifier, five, the tenth PMOS pipe, there is first, second, third resistance of negative temperature coefficient, there is the 4th resistance of positive temperature coefficient (PTC);
Wherein:
Described first, second, third, fourth, the 5th PMOS pipe source electrode all connects positive source;
The described second common gate tie point, the 4th grid tie point, the tenth gate pmos that is total to grid differential pair that is total to grid differential pair extremely all connects bias voltage;
The source electrode of described the 6th PMOS pipe connects a described PMOS pipe drain electrode;
The source electrode of described the 7th PMOS pipe connects described the 2nd PMOS pipe drain electrode;
The source electrode of described the 8th PMOS pipe connects described the 3rd PMOS pipe drain electrode;
The source electrode of described the 9th PMOS pipe connects described the 4th PMOS pipe drain electrode;
The source electrode of described the tenth PMOS pipe connects described the 5th PMOS pipe drain electrode;
Described the first amplifier, the first positive-negative-positive transistor emitter described in its negative input termination, its positive input terminal connects first resistance one end, the second amplifier negative input end, the 7th PMOS pipe drain electrode, its output terminal connection first grid tie point, the 5th gate pmos utmost point of grid differential pair altogether;
Described the second amplifier, its positive input terminal connects second resistance one end, the 8th PMOS pipe drain electrode, its output terminal connection the 3rd grid tie point of grid differential pair altogether;
Described the first resistance, its another termination second positive-negative-positive transistor emitter;
Described the 3rd, the 4th resistance one end connects respectively at the 9th PMOS pipe drain electrode;
The other end of described the 4th resistance is connected with the tenth PMOS pipe drain electrode;
The base stage of the base stage of described the first positive-negative-positive triode and collector, the second positive-negative-positive triode and collector, the second resistance other end, another termination power cathode of the 3rd resistance.
2. bandgap voltage reference according to claim 1, is characterized in that: described first, second, third, fourth, the 5th PMOS pipe has identical breadth length ratio.
3. bandgap voltage reference according to claim 1 and 2, is characterized in that: described the 6th, the 7th, the 8th, the 9th, the tenth PMOS pipe has identical size.
4. bandgap voltage reference according to claim 3, is characterized in that: doubly, N is positive integer to the N that described the second positive-negative-positive triode area is the first positive-negative-positive triode area.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420099572.5U CN203894668U (en) | 2014-03-06 | 2014-03-06 | Band-gap reference voltage source |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420099572.5U CN203894668U (en) | 2014-03-06 | 2014-03-06 | Band-gap reference voltage source |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203894668U true CN203894668U (en) | 2014-10-22 |
Family
ID=51721045
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420099572.5U Withdrawn - After Issue CN203894668U (en) | 2014-03-06 | 2014-03-06 | Band-gap reference voltage source |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203894668U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103901937B (en) * | 2014-03-06 | 2016-03-23 | 无锡芯响电子科技有限公司 | Bandgap voltage reference |
| CN106843360A (en) * | 2017-04-11 | 2017-06-13 | 段遵虎 | A kind of reference voltage circuit and programmable power supply |
| CN115202430A (en) * | 2021-04-13 | 2022-10-18 | 拓尔微电子股份有限公司 | Reference voltage generating circuit and oscillator |
-
2014
- 2014-03-06 CN CN201420099572.5U patent/CN203894668U/en not_active Withdrawn - After Issue
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103901937B (en) * | 2014-03-06 | 2016-03-23 | 无锡芯响电子科技有限公司 | Bandgap voltage reference |
| CN106843360A (en) * | 2017-04-11 | 2017-06-13 | 段遵虎 | A kind of reference voltage circuit and programmable power supply |
| CN106843360B (en) * | 2017-04-11 | 2018-04-20 | 广州市协得科技有限公司 | A kind of reference voltage circuit and programmable power supply |
| CN115202430A (en) * | 2021-04-13 | 2022-10-18 | 拓尔微电子股份有限公司 | Reference voltage generating circuit and oscillator |
| CN115202430B (en) * | 2021-04-13 | 2024-05-24 | 拓尔微电子股份有限公司 | Reference voltage generating circuit and oscillator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103901937B (en) | Bandgap voltage reference | |
| CN106959723A (en) | A kind of bandgap voltage reference of wide input range high PSRR | |
| CN102354245B (en) | Band gap voltage reference source | |
| CN105676938B (en) | A kind of super low-power consumption high PSRR voltage reference source circuit | |
| CN101630176B (en) | Low-voltage CMOS band-gap reference voltage source | |
| CN208255752U (en) | The section linear compensating CMOS band gap reference of Low Drift Temperature high PSRR | |
| CN202177844U (en) | A band gap voltage reference source | |
| CN104503528A (en) | Low-noise band-gap reference circuit reducing detuning influence | |
| WO2023097857A1 (en) | Bandgap reference voltage circuit and bandgap reference voltage compensation method | |
| CN102375468B (en) | Band gap reference circuit and band gap reference current source | |
| CN114489221B (en) | Band-gap reference voltage source circuit and band-gap reference voltage source | |
| CN216719001U (en) | Low-temperature drift band gap reference voltage source based on Brokaw structure | |
| CN203894668U (en) | Band-gap reference voltage source | |
| CN103197722A (en) | Low-static-power current-mode band-gap reference voltage circuit | |
| CN104977963A (en) | Free-operational amplifier low power-consumption high power supply rejection ratio band-gap reference circuit | |
| CN105955384A (en) | Non-band-gap reference voltage source | |
| CN110989758A (en) | Reference source circuit structure with high-order compensation circuit | |
| CN208061059U (en) | A kind of reference voltage generating circuit of super low-power consumption | |
| CN204808098U (en) | Band gap reference circuit of low pressure low -power consumption | |
| CN112327990B (en) | Output voltage adjustable low-power consumption sub-threshold reference voltage generating circuit | |
| CN210666511U (en) | Ultra-low power consumption voltage reference circuit | |
| CN116679789A (en) | Band-gap reference voltage source adopting second-order temperature compensation and working method thereof | |
| CN115857608A (en) | Band-gap reference source for realizing high-order temperature compensation in wide range by using depletion tube | |
| CN106020320B (en) | A kind of reference voltage source structure for improving supply-voltage rejection ratio | |
| CN115840486A (en) | Curvature compensation band gap reference circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP02 | Change in the address of a patent holder |
Address after: Room E701 No. 20 building science and Technology Park Liye sensor network university 214135 Jiangsu province Wuxi City District Qingyuan Road Patentee after: Wuxi Xinxiang Electronic Technology Co., Ltd. Address before: 214135 Jiangsu Province, Wuxi City District Qingyuan Road Branch Park 530 building A room 512 Patentee before: Wuxi Xinxiang Electronic Technology Co., Ltd. |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20141022 Effective date of abandoning: 20160323 |
|
| C25 | Abandonment of patent right or utility model to avoid double patenting |