CN203535419U - Reference sinusoidal signal generating circuit - Google Patents
Reference sinusoidal signal generating circuit Download PDFInfo
- Publication number
- CN203535419U CN203535419U CN201320690762.XU CN201320690762U CN203535419U CN 203535419 U CN203535419 U CN 203535419U CN 201320690762 U CN201320690762 U CN 201320690762U CN 203535419 U CN203535419 U CN 203535419U
- Authority
- CN
- China
- Prior art keywords
- shift register
- iii
- conversion chip
- pass filter
- active low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Networks Using Active Elements (AREA)
Abstract
A reference sinusoidal signal generating circuit comprises the components of: a single-chip microcomputer, a shift register I, a shift register II, a shift register III, a D/A conversion chip I which is connected with the output end of the shift register I, a D/A conversion chip II which is connected with the output end of the shift register II, a D/A conversion chip III which is connected with the output end of the shift register III, a two-order active low-pass filter I which is connected with the output end of the D/A conversion chip I, a two-order active low-pass filter II which is connected with the output end of the D/A conversion chip II, and a two-order active low-pass filter III which is connected with the output end of the D/A conversion chip III. The single-chip microcomputer simultaneously controls the shift register I, the shift register II and the shift register III. The digital quantity phase difference of three sets of reference sinusoidal signals generated thereby can be accurately controlled to 120 DEG, thereby effectively preventing unbalance among the three phases. Complicated structure of a circuit which is formed by an original frequency divider, a counter, an EPROM, etc. is replaced by the single-chip microcomputer and the shift registers, thereby simplifying the circuit and reducing cost.
Description
Technical field
The utility model relates to power technique fields, is specifically related to a kind of benchmark sine wave generator circuit.
Background technology
The generation of the sinusoidal signal of existing power supply is generally frequency divider, counter, EPROM, D/A conversion chip, low-pass filter, to consist of successively, its circuit structure is complicated, in three-phase supply, need to use three EPROM, manufacturing cost is high, because every group of sine wave generator circuit structure in three-phase supply is relatively independent, so the phase differential precision between sinusoidal signal is low and difficult adjustment.
Summary of the invention
The utility model is in order to overcome the deficiency of above technology, provides that a kind of cost is low, phase differential is controlled accurate benchmark sine wave generator circuit.
The utility model overcomes the technical scheme that its technical matters adopts:
This benchmark sine wave generator circuit, comprise single-chip microcomputer, shift register I, shift register II, shift register III, be connected in the D/A conversion chip I of shift register I output terminal, be connected in the D/A conversion chip II of shift register II output terminal, be connected in the D/A conversion chip III of shift register III output terminal, be connected in the second order active low-pass filter I of D/A conversion chip I output terminal, be connected in the second order active low-pass filter II of D/A conversion chip II output terminal, be connected in the second order active low-pass filter III of D/A conversion chip III output terminal, described single-chip microcomputer is connected to the input end of shift register I and the control end of shift register II and shift register III, the input end of described shift register II is connected in the spillway of shift register I, the input end of described shift register III is connected in the spillway of shift register II, D/A conversion chip I, D/A conversion chip II and D/A conversion chip III are connected to the reverse input end of amplifier, second order active low-pass filter I, second order active low-pass filter II and second order active low-pass filter III are connected to the output terminal of amplifier, the input end in the same way of described amplifier is through resistance II ground connection, its other end of reverse input end that resistance I one end is connected in amplifier is connected in the output terminal of amplifier.
The beneficial effects of the utility model are: single-chip microcomputer is controlled shift register I, shift register II and shift register III simultaneously, the digital quantity phase differential of three groups of benchmark sinusoidal signals that therefore produce can accurately be controlled 120 °, has effectively avoided the phenomenon of three-phase imbalance.The digital quantity of three groups of benchmark sinusoidal signals carries out digital-to-analog conversion by D/A conversion chip I, D/A conversion chip II and D/A conversion chip III afterwards, then produces three-phase benchmark sinusoidal signal through second order active low-pass filter I, second order active low-pass filter II and second order active low-pass filter III.By single-chip microcomputer and shift register, replace the complicated architectures of the circuit of the formations such as original frequency divider, counter, EPROM, simplified circuit, reduced cost, improved signal output accuracy.
Accompanying drawing explanation
Fig. 1 is structural representation of the present utility model;
In figure, 1. resistance I 2. amplifier 3. resistance II.
Embodiment
Below in conjunction with 1 pair of the utility model of accompanying drawing, be described further.
This benchmark sine wave generator circuit, comprise single-chip microcomputer, shift register I, shift register II, shift register III, be connected in the D/A conversion chip I of shift register I output terminal, be connected in the D/A conversion chip II of shift register II output terminal, be connected in the D/A conversion chip III of shift register III output terminal, be connected in the second order active low-pass filter I of D/A conversion chip I output terminal, be connected in the second order active low-pass filter II of D/A conversion chip II output terminal, be connected in the second order active low-pass filter III of D/A conversion chip III output terminal, single-chip microcomputer is connected to the input end of shift register I and the control end of shift register II and shift register III, the input end of shift register II is connected in the spillway of shift register I, the input end of shift register III is connected in the spillway of shift register II, D/A conversion chip I, D/A conversion chip II and D/A conversion chip III are connected to the reverse input end of amplifier 2, second order active low-pass filter I, second order active low-pass filter II and second order active low-pass filter III are connected to the output terminal of amplifier 2, the input end in the same way of amplifier 2 is through resistance II 3 ground connection, its other end of reverse input end that resistance I 1 one end is connected in amplifier 2 is connected in the output terminal of amplifier 2.Single-chip microcomputer produces 24 signals, first input shift register I makes it produce the digital quantity of required benchmark sinusoidal signal, because shift register I can only be stored 8 bit data, therefore all the other 16 spillways by shift register I are input in shift register II and the spillway by shift register II is input in shift register III, shift register II and shift register III produce respectively the digital quantity of required benchmark sinusoidal signal, because single-chip microcomputer is controlled shift register I simultaneously, shift register II and shift register III, the digital quantity phase differential of three groups of benchmark sinusoidal signals that therefore produce can accurately be controlled 120 °, effectively avoided the phenomenon of three-phase imbalance.The digital quantity of three groups of benchmark sinusoidal signals carries out digital-to-analog conversion by D/A conversion chip I, D/A conversion chip II and D/A conversion chip III afterwards, because analog-digital chip fan-out capability is less and be electric current output, therefore by amplifier 2, this current signal is converted to voltage signal, then produces three-phase benchmark sinusoidal signal through second order active low-pass filter I, second order active low-pass filter II and second order active low-pass filter III.By single-chip microcomputer and shift register, replace the complicated architectures of the circuit of the formations such as original frequency divider, counter, EPROM, simplified circuit, reduced cost, improved signal output accuracy.
Claims (1)
1. a benchmark sine wave generator circuit, it is characterized in that: comprise single-chip microcomputer, shift register I, shift register II, shift register III, be connected in the D/A conversion chip I of shift register I output terminal, be connected in the D/A conversion chip II of shift register II output terminal, be connected in the D/A conversion chip III of shift register III output terminal, be connected in the second order active low-pass filter I of D/A conversion chip I output terminal, be connected in the second order active low-pass filter II of D/A conversion chip II output terminal, be connected in the second order active low-pass filter III of D/A conversion chip III output terminal, described single-chip microcomputer is connected to the input end of shift register I and the control end of shift register II and shift register III, the input end of described shift register II is connected in the spillway of shift register I, the input end of described shift register III is connected in the spillway of shift register II, D/A conversion chip I, D/A conversion chip II and D/A conversion chip III are connected to the reverse input end of amplifier (2), second order active low-pass filter I, second order active low-pass filter II and second order active low-pass filter III are connected to the output terminal of amplifier (2), the input end in the same way of described amplifier (2) is through resistance II (3) ground connection, its other end of reverse input end that resistance I (1) one end is connected in amplifier (2) is connected in the output terminal of amplifier (2).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320690762.XU CN203535419U (en) | 2013-11-05 | 2013-11-05 | Reference sinusoidal signal generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320690762.XU CN203535419U (en) | 2013-11-05 | 2013-11-05 | Reference sinusoidal signal generating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203535419U true CN203535419U (en) | 2014-04-09 |
Family
ID=50421610
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320690762.XU Expired - Fee Related CN203535419U (en) | 2013-11-05 | 2013-11-05 | Reference sinusoidal signal generating circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203535419U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103558790A (en) * | 2013-11-05 | 2014-02-05 | 济南诺顿科技有限公司 | Standard sinusoidal signal generating circuit |
-
2013
- 2013-11-05 CN CN201320690762.XU patent/CN203535419U/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103558790A (en) * | 2013-11-05 | 2014-02-05 | 济南诺顿科技有限公司 | Standard sinusoidal signal generating circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103257271B (en) | A kind of micro-capacitance sensor harmonic wave based on STM32F107VCT6 and m-Acetyl chlorophosphonazo pick-up unit and detection method | |
CN104808056B (en) | A kind of frequency characteristic test method and apparatus based on comparator conversion | |
CN106610450A (en) | Single-phase electric energy metering chip | |
CN103149132A (en) | Detection system for improving accuracy of measuring packed cell volume accuracy and operating control method | |
CN103439543A (en) | Device and method for realizing direct-current even order harmonic, subharmonic and odd harmonic of currents | |
CN202075343U (en) | Three phase electric energy meter and three phase electric energy correction system | |
CN104615030A (en) | Portable function signal generator | |
CN102427248B (en) | Direct-driven wind power synchronization control method based on Buck-Boost matrix converter | |
CN203519723U (en) | Wide range DC electric energy meter | |
CN203071912U (en) | Circuit for raising analog-to-digital conversion precision | |
CN203535419U (en) | Reference sinusoidal signal generating circuit | |
CN109004919A (en) | A kind of high-precision current/freq converting circuit and conversion method based on triangular modulation | |
CN103558790A (en) | Standard sinusoidal signal generating circuit | |
CN103543330B (en) | High-precision circuit collection device | |
CN206489218U (en) | A kind of network impedance tester | |
CN202957806U (en) | FPGA-based DDS signal generator | |
CN203337679U (en) | Static electronic speed measuring device for generator | |
CN204761416U (en) | AD converting circuit for test system is moved to microbit | |
CN202904001U (en) | A universal digital electric energy meter verifying hardware platform based on 24-bit high-precision analog-digital (AD) converters | |
CN103323617B (en) | Static electronic speed testing device and method for generator | |
CN205405150U (en) | Standard sinusoidal signal generating circuit | |
CN202333839U (en) | Harmonic-resistance synchronous control system with distributed power supply | |
CN204882712U (en) | Electric wire netting harmonic electric energy measuring device based on DSP | |
CN204993311U (en) | Electrical resolver digital converter and integrating circuit thereof | |
CN203504499U (en) | Multiphase generation circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140409 Termination date: 20151105 |
|
EXPY | Termination of patent right or utility model |