CN202977496U - Solar cell with heterojunction - Google Patents
Solar cell with heterojunction Download PDFInfo
- Publication number
- CN202977496U CN202977496U CN2012206790039U CN201220679003U CN202977496U CN 202977496 U CN202977496 U CN 202977496U CN 2012206790039 U CN2012206790039 U CN 2012206790039U CN 201220679003 U CN201220679003 U CN 201220679003U CN 202977496 U CN202977496 U CN 202977496U
- Authority
- CN
- China
- Prior art keywords
- amorphous silicon
- layer
- silicon layer
- doping type
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/548—Amorphous silicon PV cells
Landscapes
- Photovoltaic Devices (AREA)
Abstract
The utility model relates to a solar cell with heterojunction. The solar cell comprises: a substrate, which is a first doped type monocrystalline silicon sheet; a second doped type amorphous silicon layer, which is arranged on the upper surface of the substrate; a transparent conducting layer, which is arranged on the surface of the second doped type amorphous silicon layer; a stress layer, which is arranged on the surface of the transparent conducting layer; first electrodes, which are arranged on the surface of the stress layer; and a second electrode, which is arranged at the lower surface of the substrate. Besides, the stress type of the stress layer corresponds to the doped type of the second doped type amorphous silicon layer. According to the solar cell, the carrier mobility of the solar cell can be effectively improved and the conversion efficiency thereof can also be enhanced.
Description
Technical field
The utility model relates to area of solar cell, particularly a kind of heterojunction solar battery.
Background technology
Solar cell utilizes photoelectric effect to convert light to electric energy.Basic solar battery structure comprises single p-n junction, P-I-N/N-I-P knot and multijunction structure.Typical single p-n junction structure comprises: P type doped layer and N-type doped layer.The single p-n junction solar cell has homojunction and two kinds of structures of heterojunction: the P type doped layer of homojunction structure and N-type doped layer all are made of analog material (band gap of material equates), and heterojunction structure comprises the material with two-layer at least different band gap.The P-I-N/N-I-P structure comprise P type doped layer, N-type doped layer and be sandwiched in the P layer and the N layer between intrinsic semiconductor layer (the I layer does not adulterate).Multijunction structure comprises a plurality of semiconductor layers with different band gap, and described a plurality of semiconductor layers are stacking mutually.
In solar cell, light is absorbed near the P-N knot, produces light induced electron and photohole, and described light induced electron and photohole diffuse into the P-N knot and separated by internal electric field, and light induced electron is pushed into the N district, and the hole is pushed into the P district.Form positive and negative charge accumulated in PN junction both sides, generate thereby produce the photoproduction electromotive force electric current that passes described device and external circuit system.
At present, utilize amorphous silicon membrane as Window layer, monocrystalline silicon piece is as substrate, the heterojunction solar battery that forms had both utilized the thin film deposition processes of low temperature, brought into play again the advantage of crystalline silicon high mobility, preparation technology is simple simultaneously, has the development prospect of the high efficiency of realizing, low-cost silicon solar cell.The conversion efficiency of heterojunction solar battery is subject to the impact of several factors, remains further to be improved.
More manufacture methods about heterojunction solar battery please refer to the Chinese patent that publication number is CN101866991A.
The utility model content
The problem that the utility model solves is to provide a kind of heterojunction solar battery, and described heterojunction solar battery can improve the conversion efficiency of solar cell.
For addressing the above problem, the technical solution of the utility model has proposed a kind of heterojunction solar battery, comprising: substrate, described substrate are the first doping type monocrystalline silicon piece; Be positioned at the second doping type amorphous silicon layer of described substrate surface; Be positioned at the transparency conducting layer on described the second doping type amorphous silicon layer surface; Be positioned at the stressor layers of described layer at transparent layer, the stress types of described stressor layers is corresponding with the doping type of the second doping type amorphous silicon layer; Be positioned at first electrode on described stressor layers surface; Be positioned at the second electrode of described substrate lower surface.
Optionally, described substrate is the n type single crystal silicon sheet, and the second doping type amorphous silicon layer is P type layer, and described stressor layers has compression.
Optionally, described substrate is the p type single crystal silicon sheet, and the second doping type amorphous silicon layer is the N-type layer, and described stressor layers has tensile stress.
Optionally, the thickness of described stressor layers is 0.5nm ~ 100nm.
Optionally, the number range of the stress of described stressor layers is 200MPa ~ 1000MPa.Optionally, the thickness range of described the second doping type amorphous silicon layer is
Optionally, also comprise, be located at the tunnel oxide between described the second doping type amorphous silicon layer and substrate upper surface.
Optionally, the thickness range of described tunnel oxide is
Optionally, also comprise the intrinsic amorphous silicon layer between described the second doping type amorphous silicon layer and substrate upper surface.
Optionally, described intrinsic amorphous silicon layer thickness range is 5nm ~ 50nm.
Optionally, also comprise, between described the second electrode and substrate lower surface, the first doping type heavily doped amorphous silicon layer and be positioned at second transparency conducting layer on described the first doping type heavily doped amorphous silicon layer surface.
Compared with prior art, the utlity model has following advantage:
The technical solution of the utility model, has the second doping type amorphous silicon layer at the first doping type monocrystalline silicon sheet surface, has transparency conducting layer on described the second doping type amorphous silicon layer surface, have stressor layers in described layer at transparent layer, the stress types of described stressor layers is corresponding with the doping type of the second doping type amorphous silicon layer.Because described electrically conducting transparent layer thickness is lower, so, described the second doping type amorphous silicon layer can be subject to the effect of stress of described stressor layers, this effect of stress can improve mobility and the total current density of solar cell of charge carrier in the second doping type amorphous silicon layer, thereby improves the conversion efficiency of heterojunction solar battery.
Further, if described substrate is the n type single crystal silicon sheet, the second doping type amorphous silicon layer is P type layer, and described stressor layers has compression.Stereo-motion is made in hole in described the second doping type amorphous silicon layer in three-dimensional in the process that flows to the first electrode, described stressor layers with compression makes P type layer be subject to action of compressive stress, can improve the mobility of photohole in described P type layer, reduce photohole in P type layer in the process of the first drift electrode by compound probability, improve to arrive the number of cavities at the first electrode place, thereby improve the conversion efficiency of heterojunction solar battery.If described substrate is the p type single crystal silicon sheet, the second doping type amorphous silicon layer is the N-type layer, and described stressor layers has tensile stress.Make stereo-motion in the process that electronics in described the second doping type amorphous silicon layer flows to the first electrode layer in three-dimensional in the second doping type amorphous silicon layer, described stressor layers with tensile stress makes the N-type layer be subject to the tensile stress effect, improve the mobility of light induced electron in described N-type layer, thereby reduce light induced electron in the N-type layer in the process of the first electrode layer drift by compound probability, improve to arrive the electron amount at the first electrode layer place, thereby improve the conversion efficiency of heterojunction solar battery.
Further, the technical solution of the utility model also comprises tunnel oxide or the intrinsic amorphous silicon layer between described the second amorphous silicon layer and substrate.Described tunnel oxide can reduce the surface state concentration of substrate, and then reduce tunnelling current.Described intrinsic amorphous silicon layer can play passivation to substrate surface, reduces charge carrier in the recombination rate of substrate surface, improves the conversion efficiency of solar cell.
Further, also comprise the first doping type heavily doped amorphous silicon layer and the second transparency conducting layer between the second electrode and substrate lower surface, described the second electrode is positioned at the second layer at transparent layer.At the substrate lower surface introducing of described heterojunction solar battery and the first doping type heavily doped amorphous silicon layer of substrate homotype, can produce the potential barrier effect to the few son of photoproduction, thereby the minimizing photo-generated carrier is compound the substrate lower surface, thereby improves the conversion efficiency of heterojunction solar battery.
Description of drawings
Fig. 1 is the schematic flow sheet of manufacture method of the heterojunction solar battery of embodiment of the present utility model;
Fig. 2 to Fig. 6 is the generalized section of manufacture method of the heterojunction solar battery of embodiment of the present utility model.
Embodiment
As described in the background art, the conversion efficiency of heterojunction solar battery remains further to be improved at present.
Research is found, the compound direct open circuit voltage that affects solar cell of photo-generated carrier.So at charge carrier in the process of electrode movement, thereby the migration rate that improves charge carrier can effectively reduce the conversion efficiency that the recombination rate of photo-generated carrier improves solar cell.
Embodiment of the present utility model has proposed a kind of heterojunction solar battery, has the second doping type amorphous silicon layer on the surface of substrate as emitter, described the second doping type amorphous silicon layer surface has stressor layers, described stressor layers can improve the migration rate of charge carrier in described the second doping type amorphous silicon layer, improve total current density, thereby improve the conversion efficiency of heterojunction solar battery.
For above-mentioned purpose of the present utility model, feature and advantage can more be become apparent, below in conjunction with accompanying drawing, embodiment of the present utility model is described in detail.Described embodiment is only the part of embodiment of the present utility model, rather than they are whole.When the utility model embodiment was described in detail in detail, for ease of explanation, schematic diagram can be disobeyed general ratio and be done local the amplification, and described schematic diagram is example, and it should not limit protection range of the present utility model at this.The three-dimensional space that should comprise in addition, length, width and the degree of depth in actual fabrication.According to described embodiment, those of ordinary skill in the art belongs to protection range of the present utility model need not obtainable all other execution modes under the prerequisite of creative work.Therefore the utility model is not subjected to the restriction of following public concrete enforcement.
Please refer to Fig. 1, the schematic flow sheet for the manufacture method of heterojunction solar battery in the present embodiment comprises:
Step S1: substrate is provided, and described substrate is the first doping type monocrystalline silicon piece;
Step S2: form the second doping type amorphous silicon layer at described substrate upper surface;
Step S3: at described the second doping type amorphous silicon layer surface formation transparency conducting layer;
Step S4: form stressor layers in described layer at transparent layer, the stress types of described stressor layers is corresponding with the doping type of the second doping type amorphous silicon layer;
Step S5: at described stressor layers surface formation the first electrode, at lower surface formation second electrode of described substrate.
Please refer to Fig. 2, substrate 100 is provided, described substrate is the first doping type monocrystalline silicon piece.
Concrete, described substrate 100 is p type single crystal silicon sheet or n type single crystal silicon sheet, the substrate that adopts in the present embodiment is the n type single crystal silicon sheet, described n type single crystal silicon sheet is when forming silicon chip, described silicon chip to be carried out the phosphonium ion doping, can also be described silicon chip to be carried out the doping of one or more ions in phosphorus, arsenic or antimony.
Please refer to Fig. 3, at the upper surface formation second doping type amorphous silicon layer 101 of described substrate 100.
Before described substrate upper surface forms the second doping type amorphous silicon layer, at first described substrate is cleaned, remove the impurity of substrate surface, thereby avoid the performance of impurity effect solar cell.After cleaning, can also prepare matte at described substrate surface, with aqueous slkali, substrate surface is carried out anisotropic etch, form matte at described substrate surface, described matte can improve the contact area of substrate surface and sunlight and reduce sun reflection of light.After the preparation matte, then form the second doping type amorphous silicon layer 101 at described substrate upper surface.
Concrete, described the second doping type amorphous silicon layer 101 can be N-type layer or P type layer, the thickness of described the second doping type amorphous silicon layer 101 is
The formation technique of described the second doping type amorphous silicon layer 101 can be low-pressure chemical vapor deposition or the techniques such as plasma activated chemical vapour deposition, liquid phase epitaxy or sputtering sedimentation.
In the present embodiment, using plasma strengthens chemical vapour deposition technique and forms described the second doping type amorphous silicon layer 101, and described the second doping type amorphous silicon layer 101 is P type layer, and specifically formation method is: with SiH
2Cl
2, SiHCl
3, SiCl
4Or SiH
4As reacting gas, reaction generates silicon atom under certain protective atmosphere, at the upper surface deposition formation amorphous silicon layer of substrate, more described amorphous silicon layer is carried out P type ion doping, forms the second doping type amorphous silicon layer 101.Described the second doping type ion doping can adopt Implantation or diffusion technology to form, and also can adopt in-situ doped technique to form when forming amorphous silicon layer.Described doping ion comprises one or more of boron, gallium or indium, and the concentration of doping ion is 1E10/cm
3~ 1E20/cm
3
In other embodiment of the present utility model, if described substrate 100 is the p type single crystal silicon sheet, described the second doping type amorphous silicon layer 101 is the N-type layer, after adopting the method formation amorphous silicon layer in the present embodiment, described amorphous silicon layer is carried out the N-type ion doping, form the second doping type amorphous silicon layer.Described N-type ion doping can adopt Implantation or diffusion technology to form, and also can adopt in-situ doped technique to form when forming amorphous silicon layer.The doping ion comprises one or more in phosphorus, arsenic or antimony, and the concentration of doping ion is 1E10/cm
3~ 1E20/cm
3
In other embodiment of the present utility model, can also be first after described substrate upper surface first forms intrinsic amorphous silicon layer, then at described intrinsic amorphous silicon layer surface formation the second doping type amorphous silicon layer.Concrete, described intrinsic amorphous silicon layer is low-doped or undoped amorphous silicon layer, the thickness of described intrinsic amorphous silicon layer is 5nm ~ 50nm.The formation technique of described intrinsic amorphous silicon layer can be low-pressure chemical vapor deposition or the techniques such as plasma activated chemical vapour deposition, liquid phase epitaxy or sputtering sedimentation.Described intrinsic amorphous silicon layer can play passivation to substrate surface, reduces charge carrier in the recombination rate of substrate surface, improves the conversion efficiency of solar cell.
In other embodiment of the present utility model, in order to reduce the surface state concentration of substrate, and then reduce tunnelling current, can also first form tunnel oxide at the upper surface of described substrate 100, and then form the second doping type amorphous silicon layer on described tunnel oxide surface or form successively intrinsic amorphous silicon layer and the second doping type amorphous silicon layer on described tunnel oxide surface.Described tunnel oxide can adopt low thermal oxidation technique or wet oxidation process to form.Particularly, the material of described tunnel oxide can be silica, and its thickness range is
For example:
Or
Please refer to Fig. 4, at described the second doping type amorphous silicon layer 101 surface formation transparency conducting layers 102.
Concrete, described transparency conducting layer 102 is transparent conductive film, comprises SnO 2 thin film, zinc-oxide film, indium tin oxide films etc.In the present embodiment, described transparency conducting layer 102 is SnO 2 thin film, can the transmission most of incident light of described transparency conducting layer 102, and have electric current to flow in transparency conducting layer 102.In the present embodiment, described transparency conducting layer 102 adopts magnetron sputtering technique to form, and thickness range is
Described transparency conducting layer 102 can also play the effect of passivated surface to the second doping type amorphous silicon layer surface except electric action, reduce the recombination rate of charge carrier.
Please refer to Fig. 5, in described transparency conducting layer 102 surface formation stressor layers 103, the stress types of described stressor layers 103 is corresponding with the doping type of the second doping type amorphous silicon layer 101;
On described transparency conducting layer 102 surfaces, form stressor layers 103, described stressor layers 103 comprises the transparent films such as silicon nitride film, silicon oxide film.The formation technique of described stressor layers 103 can be plasma enhanced chemical vapor deposition (PECVD) or thermal chemical vapor deposition.
In the present embodiment, described the second doping type amorphous silicon layer 101 is P type layer, has the stressor layers 103 of compression in described transparency conducting layer 102 surface formation.Described stressor layers with compression comprises silicon nitride film or silicon oxide film, and described formation technique with stressor layers of compression comprises plasma enhanced chemical vapor deposition or thermal chemical vapor deposition.In the present embodiment, described stressor layers with compression is silicon nitride film, and the formation technique of employing is plasma enhanced chemical vapor deposition, and wherein, reacting gas is NH
2And SiH
4, utilize the inert gases such as Ar as carrier gas, SiH
4And NH
2Gas flow ratio be 0.1 ~ 4, reaction temperature is 200 ℃ ~ 500 ℃, reaction pressure is 100mTorr ~ 200mTorr, the low frequency power source that a power is provided is 10W～100W, frequency is 100KHz.The thickness of the described stressor layers that forms is 0.5nm ~ 100nm, has compression, and the number range of described compression is 200MPa ~ 1000MPa.Because the thickness of described transparency conducting layer is less, so the second doping type amorphous silicon layer can be subject to the effect of stress of stressor layers, improve the mobility of charge carrier.Hole in described the second doping type amorphous silicon layer is in the process that flows to the first electrode, make stereo-motion in three-dimensional, described stressor layers with compression, make P type layer be subject to the effect of the compression in horizontal plane, make that the mobility of photohole is improved in P type layer, thereby reduce photohole through after PN junction, in P type layer in Drift Process by compound probability, improve to arrive the number of cavities at the first electrode place, thereby improve the conversion efficiency of solar cell.
In other embodiment of the present utility model, described the second doping type amorphous silicon layer 101 is the N-type layer, has the stressor layers 103 of tensile stress in described transparency conducting layer 102 surface formation.In the present embodiment, described stressor layers 103 is silicon nitride film, and the formation technique of employing is plasma enhanced chemical vapor deposition, and wherein, reacting gas is NH
2And SiH
4, utilize the inert gases such as Ar as carrier gas, SiH
4And NH
2Gas flow ratio be 0.1 ~ 4, reaction temperature is 200 ℃ ~ 500 ℃, reaction pressure is 100mTorr ~ 200mTorr, and a power is provided is the radio frequency power source of 10W～100W, frequency is 13.56MHz.The thickness of the described stressor layers 103 that forms is 0.5nm ~ 100nm, has tensile stress, and the tensile stress number range is 200MPa ~ 1000MPa.Electronics in described the second doping type amorphous silicon layer 101 is made stereo-motion in three-dimensional in the process that flows to the first electrode.Because the thickness of described transparency conducting layer 102 is lower, so the second doping type amorphous silicon layer can be subject to the effect of stress of stressor layers, thereby improve the mobility of charge carrier in the second doping type amorphous silicon layer.Described stressor layers 103 with tensile stress makes the second doping type amorphous silicon layer 101 of N-type be subject to the effect of the tensile stress in horizontal plane, the mobility of light induced electron in the N-type layer is improved, thereby reduce light induced electron through after PN junction in the N-type layer in Drift Process by compound probability, improve to arrive the electron amount at the first electrode place, improve total current density of solar cell, thereby improve the conversion efficiency of solar cell.
In other embodiment of the present utility model, can also form anti-reflecting layer on described stressor layers 103 surfaces, improve solar cell to the absorptivity of sunlight.Described anti-reflecting layer is the transparent material of low-refraction coefficient, for example TiO
2, SiN, SiO, Al
2O
3, SiO
2Or CeO
2Deng.Concrete, can adopt the methods such as evaporation of PECVD, magnetron sputtering or electron beam to form described anti-reflecting layer, the thickness range of described anti-reflecting layer is
The silicon nitride film or the silicon oxide film that adopt due to described stressor layers have lower specific refractivity, can reduce the reflection to sunlight, can be used as anti-reflecting layer, improve solar cell to the absorptivity of sunlight.So, in other embodiment of the present utility model, can additionally form again described anti-reflecting layer, thereby can reduce processing step.
In other embodiment of the present utility model, can also form stressor layers at the substrate lower surface, make substrate and the second doping type amorphous silicon layer all be subject to effect of stress, improve simultaneously the mobility of charge carrier in substrate and the second doping type amorphous silicon layer, further improve the conversion efficiency of solar cell.
Please refer to Fig. 6, at described stressor layers 103 surface formation the first electrodes 104, form the second electrodes 105 at described substrate 100 lower surfaces.
The concrete technology that forms described the first electrode 104 and the second electrode 105 is known for those skilled in the art, does not repeat them here.
In other embodiment of the present utility model, before forming the second electrode, can also form successively the first doping type heavily doped amorphous silicon layer and the second transparency conducting layer at described substrate lower surface, then form the second electrode in described the second layer at transparent layer.Introduce the first doping type heavily doped amorphous silicon layer with the substrate homotype in the contact zone, the back side of described heterojunction solar battery, can produce the potential barrier effect to the few son of photoproduction, carry on the back the compound of surface thereby reduce charge carrier, thereby improving the conversion efficiency of heterojunction solar battery.
Embodiment of the present utility model has also proposed a kind of heterojunction solar battery that adopts said method to form.
Please refer to Fig. 6, the cross-sectional view of the heterojunction solar battery that Fig. 6 provides for embodiment of the present utility model.
Described heterojunction solar battery comprises: substrate 100, described substrate are the first doping type monocrystalline silicon piece; Be positioned at the second doping type amorphous silicon layer 101 of described substrate 100 upper surfaces; Be positioned at the transparency conducting layer 102 on described the second doping type amorphous silicon layer 101 surfaces; Be positioned at the stressor layers 103 on described transparency conducting layer 102 surfaces, the stress types of described stressor layers 103 is corresponding with the doping type of the second doping type amorphous silicon layer 101; Be positioned at first electrode 104 and the second electrode 105 that is positioned at substrate 100 lower surfaces on described stressor layers 103 surfaces.
Concrete, in the present embodiment, described substrate 100 is the n type single crystal silicon sheet, and described the second doping type amorphous silicon layer is P type layer, and described stressor layers has compression.Because the thickness of described transparency conducting layer is less, so the second doping type amorphous silicon layer can be subject to the effect of stress of stressor layers, improve the mobility of charge carrier.Hole in described the second doping type amorphous silicon layer is in the process that flows to the first electrode, make stereo-motion in three-dimensional, described stressor layers with compression, make P type layer be subject to the effect of the compression in horizontal plane, make that the mobility of photohole is improved in P type layer, thereby reduce photohole through after PN junction, in P type layer in Drift Process by compound probability, improve to arrive the number of cavities at the first electrode place, thereby improve the conversion efficiency of solar cell.
In other embodiment of the present utility model, described substrate 100 can also be the p type single crystal silicon sheet, and described the second doping type amorphous silicon layer is the N-type layer, and described stressor layers has tensile stress.Because the thickness of described transparency conducting layer 102 is lower, so the second doping type amorphous silicon layer can be subject to the effect of stress of stressor layers, thereby improve the mobility of charge carrier in the second doping type amorphous silicon layer.Described stressor layers 103 with tensile stress makes the second doping type amorphous silicon layer 101 of N-type be subject to the effect of the tensile stress in horizontal plane, the mobility of light induced electron in the N-type layer is improved, thereby reduce light induced electron through after PN junction in the N-type layer in Drift Process by compound probability, improve to arrive the electron amount at the first electrode place, improve total current density of solar cell, thereby improve the conversion efficiency of solar cell.
The thickness range of described the second doping type amorphous silicon layer is
Described stressor layers comprises silicon nitride film or silicon oxide film, and the thickness of described stressor layers is 0.5nm ~ 100nm, and the number range of stress is 200MPa ~ 1000MPa.
Described transparency conducting layer 102 is transparent conductive film, comprises SnO 2 thin film, zinc-oxide film, indium tin oxide films etc.In the present embodiment, described transparency conducting layer 102 is SnO 2 thin film.
In other embodiment of the present utility model, also have tunnel oxide between described the second doping type amorphous silicon layer and substrate upper surface, the thickness range of described tunnel oxide is
Material is silica.Described tunnel oxide can reduce the surface state concentration of substrate, and then reduces tunnelling current.
In other embodiment of the present utility model, also have intrinsic amorphous silicon layer between described the second doping type amorphous silicon layer and substrate upper surface, described intrinsic amorphous silicon layer thickness range is 5nm ~ 50nm.Described intrinsic amorphous silicon layer can play passivation to substrate surface, reduces charge carrier in the recombination rate of substrate surface, improves the conversion efficiency of solar cell.
In other embodiment of the present utility model, described heterojunction solar battery also comprises the first doping type heavily doped amorphous silicon layer between described the second electrode and substrate lower surface and is positioned at second transparency conducting layer on described the first doping type heavily doped amorphous silicon layer surface.At the substrate lower surface introducing of described heterojunction solar battery and the first doping type heavily doped amorphous silicon layer of substrate homotype, can produce the potential barrier effect to the few son of photoproduction, carry on the back the compound of surface thereby reduce charge carrier, improving the conversion efficiency of heterojunction solar battery.
In other embodiment of the present utility model, can also form anti-reflecting layer on described stressor layers 103 surfaces, improve solar cell to the absorptivity of sunlight.Described anti-reflecting layer is the transparent material of low-refraction coefficient, for example TiO
2, SiN, SiO, Al
2O
3, SiO
2Or CeO
2Deng.Concrete, can adopt the methods such as evaporation of PECVD, magnetron sputtering or electron beam to form described anti-reflecting layer, the thickness range of described anti-reflecting layer is
In other embodiment of the present utility model, can also form stressor layers at the substrate lower surface, make substrate and the second doping type amorphous silicon layer all be subject to effect of stress, improve simultaneously the mobility of charge carrier in substrate and the second doping type amorphous silicon layer, further improve the conversion efficiency of solar cell.
By the explanation of above-described embodiment, should be able to make this area professional and technical personnel understand better the utility model, and can reproduce and use the utility model.Those skilled in the art can be in the situation that do not break away from essence of the present utility model and above-described embodiment is done various changes to scope and modification is apparent according to described principle herein.Therefore, the utility model should not be understood to be limited to above-described embodiment shown in this article, and its protection range should be defined by appending claims.
Claims (11)
1. a heterojunction solar battery, is characterized in that, comprising:
Substrate, described substrate are the first doping type monocrystalline silicon piece;
Be positioned at the second doping type amorphous silicon layer of described substrate upper surface;
Be positioned at the transparency conducting layer on described the second doping type amorphous silicon layer surface;
Be positioned at the stressor layers of described layer at transparent layer, the stress types of described stressor layers is corresponding with the doping type of the second doping type amorphous silicon layer;
Be positioned at first electrode on described stressor layers surface;
Be positioned at the second electrode of described substrate lower surface.
2. heterojunction solar battery according to claim 1, is characterized in that, described substrate is the n type single crystal silicon sheet, and the second doping type amorphous silicon layer is P type layer, and described stressor layers has compression.
3. heterojunction solar battery according to claim 1, is characterized in that, described substrate is the p type single crystal silicon sheet, and the second doping type amorphous silicon layer is the N-type layer, and described stressor layers has tensile stress.
4. heterojunction solar battery according to claim 1, is characterized in that, the thickness of described stressor layers is 0.5nm ~ 100nm.
5. heterojunction solar battery according to claim 1, is characterized in that, the number range of the stress of described stressor layers is 200MPa ~ 1000MPa.
6. heterojunction solar battery according to claim 1, is characterized in that, the thickness range of described the second doping type amorphous silicon layer is
7. heterojunction solar battery according to claim 1, is characterized in that, also comprises the tunnel oxide between described the second doping type amorphous silicon layer and substrate upper surface.
8. heterojunction solar battery according to claim 7, is characterized in that, the thickness range of described tunnel oxide is
9. heterojunction solar battery according to claim 1, is characterized in that, also comprises the intrinsic amorphous silicon layer between described the second doping type amorphous silicon layer and substrate upper surface.
10. heterojunction solar battery according to claim 9, is characterized in that, described intrinsic amorphous silicon layer thickness range is 5nm ~ 50nm.
11. heterojunction solar battery according to claim 1, it is characterized in that, also comprise, the first doping type heavily doped amorphous silicon layer between described the second electrode and substrate lower surface, and be positioned at second transparency conducting layer on described the first doping type heavily doped amorphous silicon layer surface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012206790039U CN202977496U (en) | 2012-12-06 | 2012-12-06 | Solar cell with heterojunction |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012206790039U CN202977496U (en) | 2012-12-06 | 2012-12-06 | Solar cell with heterojunction |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202977496U true CN202977496U (en) | 2013-06-05 |
Family
ID=48518536
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012206790039U Expired - Fee Related CN202977496U (en) | 2012-12-06 | 2012-12-06 | Solar cell with heterojunction |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202977496U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103107236A (en) * | 2012-12-06 | 2013-05-15 | 杭州赛昂电力有限公司 | Hetero-junction solar cell and manufacturing method thereof |
-
2012
- 2012-12-06 CN CN2012206790039U patent/CN202977496U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103107236A (en) * | 2012-12-06 | 2013-05-15 | 杭州赛昂电力有限公司 | Hetero-junction solar cell and manufacturing method thereof |
| CN103107236B (en) * | 2012-12-06 | 2016-05-04 | 杭州赛昂电力有限公司 | Heterojunction solar battery and preparation method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111668318B (en) | Photovoltaic module, solar cell and preparation method thereof | |
| US8686283B2 (en) | Solar cell with oxide tunneling junctions | |
| KR101000064B1 (en) | Hetero-junction silicon solar cell and fabrication method thereof | |
| CN102222726B (en) | Technology for manufacturing interlaced back contact (IBC) crystalline silicon solar battery with ion implantation | |
| CN102064216A (en) | Novel crystalline silicon solar cell and manufacturing method thereof | |
| JP2017508294A (en) | Conductive polymer / Si interface at the back of the solar cell | |
| US20130157404A1 (en) | Double-sided heterojunction solar cell based on thin epitaxial silicon | |
| US11949038B2 (en) | Solar cell and photovoltaic module | |
| US20170222074A1 (en) | Solar cell and solar cell module | |
| US8900674B2 (en) | Method of coating a substrate | |
| KR101886818B1 (en) | Method for manufacturing of heterojunction silicon solar cell | |
| US11735675B2 (en) | Solar cell and photovoltaic module | |
| KR20140061953A (en) | Photoelectric device and the manufacturing method thereof | |
| CN103985778A (en) | Heterojunction solar cell with selective emitting electrode and manufacturing method thereof | |
| CN106449850A (en) | High efficiency silicon-based heterojunction double-sided battery and its preparation method | |
| CN103107240B (en) | Multi-crystal silicon film solar battery and preparation method thereof | |
| CN103107236B (en) | Heterojunction solar battery and preparation method thereof | |
| CN202977496U (en) | Solar cell with heterojunction | |
| CN103107234B (en) | Heterojunction solar battery and preparation method thereof | |
| CN103107237B (en) | Monocrystaline silicon solar cell and preparation method thereof | |
| CN103107235B (en) | Amorphous silicon thin-film solar cell and preparation method thereof | |
| CN103107239B (en) | Heterojunction solar battery and preparation method thereof | |
| CN202977493U (en) | Polysilicon thin-film solar cell | |
| CN103178163A (en) | Manufacturing method of silicon-based grid-buried solar battery | |
| CN202977492U (en) | Monocrystalline silicon solar cell |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130605 Termination date: 20201206 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |