CN202652188U - Frequency hopping frequency synthesizer - Google Patents
Frequency hopping frequency synthesizer Download PDFInfo
- Publication number
- CN202652188U CN202652188U CN 201220315807 CN201220315807U CN202652188U CN 202652188 U CN202652188 U CN 202652188U CN 201220315807 CN201220315807 CN 201220315807 CN 201220315807 U CN201220315807 U CN 201220315807U CN 202652188 U CN202652188 U CN 202652188U
- Authority
- CN
- China
- Prior art keywords
- frequency
- input port
- signal
- phase
- locked loop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Superheterodyne Receivers (AREA)
Abstract
The utility model discloses a frequency hopping frequency synthesizer, relating to a frequency synthesizer of a local oscillator source in the communication field and composed of a frequency multiplication device, a small stepping DDS circuit, a mixer, a filter, a frequency hopping phase-locked loop circuit, an amplifier, a switch, etc. The frequency hopping frequency synthesizer performs frequency control through serial interfaces, and the inner part realizes frequency synthesis through the small stepping DDS circuit, the mixer and the frequency hopping phase-locked loop circuit. The frequency hopping frequency synthesizer possesses the advantages of small output stepping, rapid frequency hopping, low phase noise, low stray, low harmonic wave, a wide frequency scope, a high integrated degree, low power dissipation, a simple structure, stable and reliable performance, etc., can work normally under severe environments and is especially suitable to be used as a local oscillator source of a frequency hopping satellite communication device.
Description
Technical field
The utility model relates to a kind of Frequency Hopping Synthesizer in the wireless communication field, is specially adapted to the local vibration source as frequency hopping MF-TDMA satellite communication equipment.
Background technology
In order to increase anti-interference of communication system and anti-interception capability, usually adopt the frequency hopping communications mode, MF-TDMA satellite communication system especially requires local vibration source to possess the characteristics of fast frequency-hopped, little stepping and miniaturization, low-power consumption; Along with the raising of satellite communication frequency range, available bandwidth also increasing (communication bandwidth is increased to the 1600MHz of Ka frequency range by the 500MHz of Ku frequency range), requires local vibration source also should possess the characteristics of Broadband emission simultaneously.The local vibration source of satellite communication equipment all can not satisfy the requirement of fast frequency-hopped, little stepping and miniaturization, low-power consumption simultaneously at present.
The utility model content
The purpose of this utility model be to avoid the weak point in the above-mentioned background technology and provide a kind of can be as the Frequency Hopping Synthesizer of frequency hopping MF-TDMA satellite communication equipment local vibration source, the utility model can be than the lower normal operation of rugged environment (40 ℃～+ 55 ℃), has also that the output stepping is little, fast frequency-hopped, phase noise is low, spuious low, characteristics such as harmonic wave is low, wide frequency range, integrated degree are high, low in energy consumption, simple in structure, stable and reliable for performance.
The purpose of this utility model is achieved in that a kind of Frequency Hopping Synthesizer, comprises frequency multiplier 1, frequency mixer 3, filter 4, amplifier 6 and switch 7, it is characterized in that: comprise that also small step advances DDS circuit 2 and frequency hopping phase-locked loop circuit 5; Wherein frequency multiplier 1 carries out the outside 10MHz reference data source signal that the 1st input port receives to become frequency-doubled signal after 5 frequencys multiplication, exports respectively small step to by its 2nd output port and advances the 1st input port of DDS circuit 2 and the 3rd input port of frequency mixer 3; Small step is advanced DDS circuit 2 frequency-doubled signal of inputting is synthesized little stairstep signal, exports the 1st input port of frequency mixer 3 to; The little stairstep signal of the input that frequency mixer 3 advances DDS circuit 2 with frequency-doubled signal and the small step of the input of frequency multiplier 1 carries out mixing and becomes mixed frequency signal, inputs to the 1st input port of filter 4; Filter 4 inputs to the 1st input port of frequency hopping phase-locked loop circuit 5 with the spurious signal outside the mixed frequency signal filtering main signal; Frequency hopping phase-locked loop circuit 5 to radio frequency L frequency range or C frequency range, inputs to the 1st input port of amplifier 6 with filtered signal locking; Amplifier 6 amplifies the radiofrequency signal of input, inputs to the 1st input port of switch 7; Radiofrequency signal after switch 7 will amplify is opened or is closed, and inputs to output port C; External input port B inputs to respectively small step with external power source and frequency control signal and advances the 2nd input port of DDS circuit 2 and the 2nd input port of frequency hopping phase-locked loop circuit 5.
Wherein, small step is advanced DDS circuit 2 and is comprised transformer 8, Direct Digital Frequency Synthesizers 9 and pressurizer 10, and wherein transformer 8 is transformed to the both-end differential signal with the single-ended frequency-doubled signal of frequency multiplier 1 output, inputs to the 1st input port of Direct Digital Frequency Synthesizers 9; Pressurizer 10 provides input port B+and the 5V dc voltage conversion is+1.8V direct voltage, inputs to the 3rd input port of Direct Digital Frequency Synthesizers 9; Direct Digital Frequency Synthesizers 9 synthesizes little stairstep signal by the frequency control signal that input port B provides with the differential signal Direct Digital, inputs to the 1st input port of frequency mixer 3.
Wherein, frequency hopping phase-locked loop circuit 5 comprises phase-locked loop 11, pressurizer 12, resistor R1, resistor R2, resistor R3, capacitor C1, capacitor C2 and capacitor C3; Wherein, pressurizer 12 provides input port B+and the 5V dc voltage conversion is+3.3V direct voltage, inputs to the 3rd input port of phase-locked loop 11; Resistor R1, resistor R2, resistor R3, capacitor C1, capacitor C2 and capacitor C3 consist of low-pass loop filter, voltage control signal low-pass filtering with the output of the 5th output port of phase-locked loop 11, input to the 6th input port of phase-locked loop 11, wherein in the middle of resistor R1 and R2, extract the 4th input port that one road signal inputs to phase-locked loop 11 out; The filtering signal that the frequency control signal that phase-locked loop 11 provides by input port B is exported filter 4 is phase-locked to radio frequency L frequency range or C frequency range, inputs to the 1st input port of amplifier 6.
The utility model is compared with background technology and is had the following advantages:
1. the utility model employing small step is advanced the 2 realization small steps of DDS circuit and is advanced output characteristic; Frequency hopping phase-locked loop circuit 5 is realized the fast frequency-hopped and Broadband emission of frequency synthesizer.
2. the integrated degree of the utility model is high, and low in energy consumption, debugging work load is little, can work than rugged environment temperature (40 ℃～+ 55 ℃) is lower.
3. the utility model compact conformation, volume is little, and cost is low, has application value.
Description of drawings
Fig. 1 is functional-block diagram of the present utility model.
Fig. 2 is the electrical schematic diagram that DDS circuit 2 is advanced in the utility model small step.
Fig. 3 is the electrical schematic diagram of the utility model frequency hopping phase-locked loop circuit 5.
Embodiment
Referring to figs. 1 through Fig. 3, the utility model by frequency multiplier 1, frequency mixer 3, filter 4, amplifier 6, switch 7, small step advance DDS circuit 2, frequency hopping phase-locked loop circuit 5 forms, Fig. 1 is the electric functional-block diagram of the utility model embodiment, and embodiment presses Fig. 1 connection line.Wherein five frequency-doubled signals of frequency multiplier 1 output reference frequency advance the clock signal of DDS circuit 2 and the local oscillation signal of frequency mixer 3 as small step, the triode 2SC3356 of the commercially available special use of embodiment frequency multiplier 1 employing and commercially available general purpose resistor, capacitor fabrication; The frequency that frequency mixer 3 advances 2 outputs of DDS circuit with small step is mixed to upper frequency, and to improve the spuious characteristic of frequency synthesizer, embodiment frequency mixer 3 adopts the frequency mixer ADEX-10L of commercially available special use to make; Filter 4 its effects are band strays that filtering is produced by frequency mixer 3, and to improve the spuious characteristic of frequency synthesizer, embodiment filter 4 adopts the Surface Acoustic Wave Filter CF54.8YO.3LS of commercially available special use to make; Amplifier 6 amplifies the signal of frequency hopping phase-locked loop circuit 5 outputs, also plays simultaneously buffer action, reduces the load traction of 7 pairs of frequency hopping phase-locked loop circuits 5 of switch, and embodiment amplifier 6 adopts the amplifier SBB-3089Z of commercially available special use to make; Switch 7 plays the effect that signal is opened and turn-offed, cut-off signals in the process of frequency hopping phase-locked loop circuit 5 lockings, opening signal after the locking, reduce the unwanted signal level of frequency hopping phase-locked loop circuit 5 outputs in the locking process, embodiment switch 7 adopts the radio-frequency (RF) switch HMC349MS8GE of commercially available special use to make.
The utility model small step is advanced DDS circuit 2 and is comprised of transformer 8, Direct Digital Frequency Synthesizers 9, pressurizer 10.Fig. 2 is the electrical schematic diagram that DDS circuit 2 is advanced in the utility model small step, and embodiment presses Fig. 2 connection line.Transformer 8 its effects are that the single-ended signal that frequency multiplier 1 is exported is transformed to the both-end differential signal, and as the clock signal of Direct Digital Frequency Synthesizers 9, embodiment transformer 8 adopts the transformer ETC1-1-13 of commercially available special use to make; Direct Digital Frequency Synthesizers 9 its effects are that output is advanced in the realization small step, and embodiment adopts commercially available application-specific integrated circuit (ASIC) AD9913BCPZ to make; Pressurizer 10 its effects are to realize voltage transformation, outside+the 5V voltage transformation is+1.8V that as the operating voltage of AD9913BCPZ, embodiment adopts commercially available special-purpose pressurizer LM1117MPX-1.8V making.
The utility model frequency hopping phase-locked loop circuit 5 is comprised of phase-locked loop 11, pressurizer 12, resistor R1, R2, R3, capacitor C1, C2.Fig. 3 is the electrical schematic diagram of the utility model frequency hopping phase-locked loop circuit 5, and embodiment presses Fig. 3 connection line.Phase-locked loop 11 its effects are output broadband lockin signals, and embodiment adopts commercially available special-purpose phase-locked loop chip ADF4350BCPZ to make; Resistor R1, R2, R3, capacitor C1, C2 form fast frequency-hopped loop filter, and fast frequency-hopped for phase-locked loop chip ADF4350BCPZ realization, embodiment adopts commercially available general 0603 resistor and capacitor fabrication; Pressurizer 12 its effects are to realize voltage transformation, outside+the 5V voltage transformation is+3.3V that as the operating voltage of phase-locked loop chip ADF4350BCPZ, embodiment adopts commercially available special-purpose pressurizer LM1117MPX-3.3V making.
The concise and to the point operation principle of the utility model is as follows: adopt serial line interface control, the 1st input port of frequency multiplier 1 connects the external reference a reference source of input port A, by the effect that DDS circuit 2 and frequency hopping phase-locked loop circuit 5 are advanced in small step, make the output radiofrequency signal obtain the frequency stability identical with the reference data source.Plugged at first, input port B arranges output frequency by the outer monitoring circuit, and 5 frequencys multiplication of frequency multiplier 1 output reference frequency are advanced the clock signal of DDS circuit 2 and the local oscillation signal of frequency mixer as small step.By supervisory circuit the output frequency that DDS circuit 2 is advanced in small step is set.The output signal of DDS circuit 2 and output signal mixing in frequency mixer 3 of frequency multiplier 1 are advanced in small step, and the signal after the mixing leaches out of band signal through filter 4, and this signal is as the reference signal of frequency hopping phase-locked loop circuit 5.By supervisory circuit the output frequency of frequency hopping phase-locked loop circuit 5 is set, this output signal inputs to output port C through amplifier 6 and switch 7.
Mounting structure of the present utility model is as follows: among Fig. 1 to Fig. 3 all circuit elements device Double-face adhesives to be contained in a block length * wide be in 4 layers of printed board of 74.75 millimeters * 41 millimeters, printed board is installed in the shielding box body, again the sealing by the upper cover plate implementation structure.Input port A and output port C adopt two SMA-F cable blocks to connect, and input port B connects the assembly cost utility model by the double socket of 16 cores.
Claims (3)
1. Frequency Hopping Synthesizer, comprise frequency multiplier (1), frequency mixer (3), filter (4), amplifier (6) and switch (7), it is characterized in that: comprise that also small step advances DDS circuit (2) and frequency hopping phase-locked loop circuit (5); Wherein frequency multiplier (1) carries out the outside 10MHz reference data source signal that the 1st input port receives to become frequency-doubled signal after 5 frequencys multiplication, exports respectively small step to by its 2nd output port and advances the 1st input port of DDS circuit (2) and the 3rd input port of frequency mixer (3); Small step is advanced DDS circuit (2) frequency-doubled signal of inputting is synthesized little stairstep signal, exports the 1st input port of frequency mixer (3) to; The little stairstep signal that frequency mixer (3) advances the input of DDS circuit (2) with frequency-doubled signal and the small step of the input of frequency multiplier (1) carries out mixing and becomes mixed frequency signal, inputs to the 1st input port of filter (4); Filter (4) inputs to the 1st input port of frequency hopping phase-locked loop circuit (5) with the spurious signal outside the mixed frequency signal filtering main signal; Frequency hopping phase-locked loop circuit (5) to radio frequency L frequency range or C frequency range, inputs to the 1st input port of amplifier (6) with filtered signal locking; Amplifier (6) amplifies the radiofrequency signal of input, inputs to the 1st input port of switch (7); Radiofrequency signal after switch (7) will amplify is opened or is closed, and inputs to output port C; External input port B inputs to respectively small step with external power source and frequency control signal and advances the 2nd input port of DDS circuit (2) and the 2nd input port of frequency hopping phase-locked loop circuit (5).
2. Frequency Hopping Synthesizer according to claim 1, it is characterized in that: small step is advanced DDS circuit (2) and is comprised transformer (8), Direct Digital Frequency Synthesizers (9) and pressurizer (10), wherein transformer (8) is transformed to the both-end differential signal with the single-ended frequency-doubled signal of frequency multiplier (1) output, inputs to the 1st input port of Direct Digital Frequency Synthesizers (9); Pressurizer (10) provides input port B+and the 5V dc voltage conversion is+1.8V direct voltage, inputs to the 3rd input port of Direct Digital Frequency Synthesizers (9); Direct Digital Frequency Synthesizers (9) synthesizes little stairstep signal by the frequency control signal that input port B provides with the differential signal Direct Digital, inputs to the 1st input port of frequency mixer (3).
3. Frequency Hopping Synthesizer according to claim 1 and 2, it is characterized in that: frequency hopping phase-locked loop circuit (5) comprises phase-locked loop (11), pressurizer (12), resistor R1, resistor R2, resistor R3, capacitor C1, capacitor C2 and capacitor C3; Wherein, pressurizer (12) provides input port B+and the 5V dc voltage conversion is+3.3V direct voltage, inputs to the 3rd input port of phase-locked loop (11); Resistor R1, resistor R2, resistor R3, capacitor C1, capacitor C2 and capacitor C3 consist of low-pass loop filter, voltage control signal low-pass filtering with the output of the 5th output port of phase-locked loop (11), input to the 6th input port of phase-locked loop (11), wherein in the middle of resistor R1 and R2, extract the 4th input port that one road signal inputs to phase-locked loop (11) out; The filtering signal that the frequency control signal that phase-locked loop (11) provides by input port B is exported filter (4) is phase-locked to radio frequency L frequency range or C frequency range, inputs to the 1st input port of amplifier (6).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220315807 CN202652188U (en) | 2012-07-02 | 2012-07-02 | Frequency hopping frequency synthesizer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220315807 CN202652188U (en) | 2012-07-02 | 2012-07-02 | Frequency hopping frequency synthesizer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202652188U true CN202652188U (en) | 2013-01-02 |
Family
ID=47421216
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220315807 Expired - Fee Related CN202652188U (en) | 2012-07-02 | 2012-07-02 | Frequency hopping frequency synthesizer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202652188U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103490777A (en) * | 2013-09-30 | 2014-01-01 | 四川九洲电器集团有限责任公司 | Low spurious frequency synthesizer |
| CN104393871A (en) * | 2014-12-02 | 2015-03-04 | 贵州航天计量测试技术研究所 | Frequency synthesizer for driving phase-locked loop after up-converting DDS |
| CN106505998A (en) * | 2016-11-04 | 2017-03-15 | 成都爱科特科技发展有限公司 | High phase comparison frequency frequency agility phase-locked loop circuit |
-
2012
- 2012-07-02 CN CN 201220315807 patent/CN202652188U/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103490777A (en) * | 2013-09-30 | 2014-01-01 | 四川九洲电器集团有限责任公司 | Low spurious frequency synthesizer |
| CN103490777B (en) * | 2013-09-30 | 2017-03-22 | 四川九洲电器集团有限责任公司 | low spurious frequency synthesizer |
| CN104393871A (en) * | 2014-12-02 | 2015-03-04 | 贵州航天计量测试技术研究所 | Frequency synthesizer for driving phase-locked loop after up-converting DDS |
| CN106505998A (en) * | 2016-11-04 | 2017-03-15 | 成都爱科特科技发展有限公司 | High phase comparison frequency frequency agility phase-locked loop circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8553909B2 (en) | Low-power class D amplifier using multistate analog feedback loops | |
| CN202652188U (en) | Frequency hopping frequency synthesizer | |
| CN205212817U (en) | Broadband frequency agility frequency synthesizer | |
| CN107171681B (en) | A kind of highly sensitive reception circuit of Ku wave band | |
| CN201188608Y (en) | Low noise low stray minitype frequency synthesizer | |
| Chen et al. | A 0.5-to-3 GHz software-defined radio receiver using sample domain signal processing | |
| CN101330290A (en) | Device for generating wideband microwave local oscillation signal | |
| CN106603073B (en) | Integrated single-ring system for realizing low-phase-noise microwave wide-band frequency synthesis | |
| CN106656049B (en) | High-performance frequency synthesizer | |
| CN102664592B (en) | Miniature airborne up-converter and manufacturing process thereof | |
| CN203522649U (en) | Low-phase noise signal generator with switch filter | |
| CN102163970A (en) | Phase-locked dielectric resonator oscillator with low phase noise at microwave frequency band | |
| CN201878129U (en) | Microwave frequency band low-phase noise locking phase medium oscillator | |
| CN207939498U (en) | A kind of Low phase noise frequency synthesizer | |
| CN203399086U (en) | Frequency source based on DDS harmonic wave extraction technique | |
| CN206894589U (en) | A kind of Ka wave bands quadruple chip | |
| CN204131506U (en) | A kind of High Linear radio frequency reception treatment circuit | |
| CN203135850U (en) | DDS local oscillator source for raising reciprocal mixing index of short wave receiver | |
| CN105577172B (en) | Antidetonation constant temperature Low phase noise locks phase reference source | |
| CN213637720U (en) | Ultra-wideband fine stepping fast frequency hopping source | |
| CN204465510U (en) | The frequency source of Low phase noise frequency agility Ku wave band and structure | |
| CN204392230U (en) | The integrated receiving unit of a kind of 8mm | |
| CN201286092Y (en) | L frequency band small step frequency synthesizer | |
| CN201284015Y (en) | Microwave landing ground facility exciter | |
| CN202406104U (en) | Frequency modulation telemetering transmitter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130102 Termination date: 20200702 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |