CN202421793U - Synchronous switch control device - Google Patents
Synchronous switch control device Download PDFInfo
- Publication number
- CN202421793U CN202421793U CN2012200087088U CN201220008708U CN202421793U CN 202421793 U CN202421793 U CN 202421793U CN 2012200087088 U CN2012200087088 U CN 2012200087088U CN 201220008708 U CN201220008708 U CN 201220008708U CN 202421793 U CN202421793 U CN 202421793U
- Authority
- CN
- China
- Prior art keywords
- signal
- control device
- module
- current
- dsp processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Keying Circuit Devices (AREA)
Abstract
The utility model relates to a synchronous switch control device, which comprises a power module, a digital signal processor (DSP), a programmable logic device field programmable gate array (FPGA), an analog to digital converter (ADC), a signal conditioning module, a switching value input module, a switching value output module, a random access memory (RAM), an electrically erasable programmable read-only memory (EEPROM), a communication interface, a key display and a temperature sensor. The device takes electrical characteristics, mechanical characteristics and related influencing factors of a breaker into account, accurately controls separation phase of a breaker contact, enables arc current to achieve zero passage after the optimal arcing time when fault current is broken, accordingly contact burning loss is effectively reduced, the electric service life of a switch is prolonged. Simultaneously, the synchronous switch control device can accurately control switching-on phase so as to reduce switching overvoltage and inrush current.
Description
Technical field
The utility model relates to a kind of switch controlling device, especially relates to a kind of synchro switch control device.
Background technology
Because the transient state process of switch breaking-closing operating can be brought the negative effect of can not ignore; In order to satisfy power network development and power consumer demand to high-quality, highly reliable power supply; There is such or such deficiency again in the traditional measures that is adopted at present, can not tackle the problem at its root.Along with the improving constantly of switch manufacturing process, modern power electronic and observation and control technology, switch just develops towards intelligent direction in recent years.Simultaneously, the competition of electricity market is growing more intense, and requires further to reduce cost of equipment, prolongs maintenance cycle, improves power supply quality, the economy and the reliability of the operation of raising system.Under this background, switch selects congenial incision technology to receive manufacturing sector and user's concern day by day.Select congenial incision technology to realize by phased switch (claim synchro switch again or select phase controlling switch).Phased essence is the characteristic according to different loads (like capacitor group, unloaded transformer, overhead transmission line etc.); CS is accomplished in the best electrical angle of voltage or electric current and is closed a floodgate or separating brake; Realize shock-free seamlessly transitting, can weaken the switching transient galvanomagnetic effect effectively.At present, phased switch is applied as the master with conventional field (reference signal has periodically), and the application of You Yixuan phase opening-closing capacitor bank is maximum.Have short-circuit current and select the control device that cut-offs function mutually not see practical report as yet, this mainly is because relevant non-periodic, asymmetric transient state process make that target phase is difficult to predict effectively and control.
Summary of the invention
The utility model mainly is to solve the existing in prior technology technical matters; A kind of accurate control contact of breaker discrete phases is provided, has made flame current zero passage after passing through the best arc time when cut-offfing fault current, thereby effectively reduce contact burning, prolonged a kind of synchro switch control device of the electric life of switch.
It is to solve the existing in prior technology technical matters that the utility model also has a purpose; Provide a kind of and can accurately control the combined floodgate phase place, to reduce switching overvoltage and a kind of synchro switch control device that shoves.
The above-mentioned technical matters of the utility model mainly is able to solve through following technical proposals:
A kind of synchro switch control device comprises:
One power module: the interchange that will import or direct current are converted into various low-voltage DCs, the generator power supply;
One signal condition module: insert voltage signal, access isolating switch line current signal, the exciting capacity control voltage of isolating switch bus side, and the simulating signal that inserts is filtered adjustment;
One analog to digital converter ADC: will pass through the signal condition module and filter adjusted simulating signal and be transformed into digital quantity signal;
One PLD FPGA: receive the digital quantity signal of analog to digital converter ADC conversion and it is carried out Filtering Processing;
One dsp processor: receive through the result after the PLD FPGA Filtering Processing;
One memory RAM: be used for the storage of program intermediate variable and the debugging of software;
One storer EEPROM: the parameter that is used to store various settings;
One communication interface: dsp processor is used to receive external command or sends ontology data through this interface and external device communication.
The utility model is according to the current zero of the current value prognoses system of sampling; Confirm the target phase of cut-offfing according to the current zero of prediction; Calculate and move lock in time; And, switchgear contact after the best arc time being separated in the control action instruction of constantly after said action lock in time, sending said power switchgear by zero point, current over-zero extinguishes.
The utility model is according to the point of zero voltage of the magnitude of voltage extraction system of sampling; Target phase according to the point of zero voltage control of extracting is closed a floodgate makes switchgear put closed contact at best closing time.
The utility model is measured parameters such as various environment temperatures that the power switchgear operating mechanism is exerted an influence actuation time and control voltage; Compensate the actuation time of the parameter switching devices through these mensuration.
A kind of synchro switch control device above-mentioned also comprises
One temperature sensor: measure current environment temperature, and current environment temperature flowed to pass to dsp processor after above-mentioned PLD FPGA handles, and after calculating action lock in time by dsp processor, send actuating signal;
One switching value output module: receive the actuating signal that said dsp processor sends;
One switching input module: receive the order of electric system divide-shut brake and open into, isolating switch three-phase branch, closing position auxiliary contact.
At above-mentioned a kind of synchro switch control device, the output terminal of said switching value output module engages brake cable circle and switching winding respectively.
At above-mentioned a kind of synchro switch control device, comprise that also a button shows: show through button device is detected, simultaneously the parameter state of display device.
Therefore, the utlity model has following advantage: 1. accurate control contact of breaker discrete phases, make when cut-offfing fault current flame current zero passage after, thereby effectively reduce contact burning through the best arc time, prolong the electric life of switch; 2. can accurately control the combined floodgate phase place, to reduce switching overvoltage and to shove.
Description of drawings
Fig. 1 is the utility model schematic block circuit diagram.
Fig. 2 is the key diagram of short-circuit current waveform, the action moment and actuation time.
Fig. 3 is the key diagram of normal current waveform, the action moment and actuation time.
Fig. 4 is switching voltage waveform, the action moment and time key diagram thereof.
Embodiment
Pass through embodiment below, and combine accompanying drawing, do further bright specifically the technical scheme of the utility model.
Embodiment:
A kind of synchro switch control device comprises:
One power module 1: the interchange that will import or direct current are converted into various low-voltage DCs, the generator power supply;
One signal condition module 5: insert voltage signal, access isolating switch line current signal, the exciting capacity control voltage of isolating switch bus side, and the simulating signal that inserts is filtered adjustment;
One analog to digital converter ADC4: will pass through the adjusted simulating signal of signal condition module 5 filtrations and be transformed into digital quantity signal;
One PLD FPGA3: receive the digital quantity signal of analog to digital converter ADC4 conversion and it is carried out Filtering Processing;
One dsp processor (2): receive through the result after the PLD FPGA3 Filtering Processing;
One memory RAM 8: be used for the storage of program intermediate variable and the debugging of software;
One storer EEPROM9: the parameter that is used to store various settings;
One communication interface 10:DSP processor 2 is used to receive external command or sends ontology data through this interface and external device communication.
One temperature sensor 12: measure current environment temperature, and current environment temperature flowed to pass to dsp processor 2 after above-mentioned PLD FPGA3 handles, and after calculating action lock in time by dsp processor 2, send actuating signal;
One switching value output module 7: receive the actuating signal that said dsp processor 2 sends, the output terminal of switching value output module 7 engages brake cable circle and switching winding respectively;
One switching input module 6: receive the order of electric system divide-shut brake and open into, isolating switch three-phase branch, closing position auxiliary contact.
One button shows 11: show that through button 11 pairs of devices detect, simultaneously the parameter state of display device.
Set forth the several application of the utility model below in detail:
Use one: short-circuit current separating brake control flow.
When system broke down, this moment, fault current IS contained the DC component Isdc of decay, and electric current is to be aperiodic asymmetrical current in the current zero time interval.The key diagram of short-circuit current waveform when Fig. 2 is off action, the action moment and actuation time.
In a single day control device receives open command; Device is crossed the system power of isolating switch through the current sensor sample streams; The current value of this sampling is transformed into voltage signal through signal condition module 5 and is input to analog to digital converter ADC4; ADC4 is transformed into digital quantity with voltage signal and passes to PLD FPGA3, and FPGA3 carries out Filtering Processing to digital quantity signal, then result is passed to dsp processor 2 and handles.
DSP is according to the current value of sampling; Extract initial value, the time constant of fault current attenuating dc component; The amplitude of first-harmonic and fault initial phase; Estimate the general expression formula of fault current, and then calculate fault current zero point, will calculate current zero and be set at target trip point Ttarget by the general expression formula of electric current.Setting any time is reference point Tstandard, simultaneously, and the environment temperature Temp of DSP sampling operation mechanism, control voltage Vcontrol, intrinsic actuation time of the topen that calculates that function as this tittle provides.Use arc time tarc preset among the EEPROM,, calculate action tcont lock in time by formula (Ttarget-Tstandard-topen-tarc).And, make the isolating switch action behind action tcont lock in time, sending the instruction of control break-make to isolating switch constantly at Topen from reference point Tstandard.
The isolating switch that begins to move through above-mentioned control is behind off action time topen, in Tseparate separate contacts constantly; Thereby behind predetermined arc time tarc; Reach target trip point Ttarget, contact breaks off at current zero-crossing point, and isolating switch disjunction action is accomplished.Use two: normal current separating brake control flow.
When system's operate as normal, system power is to be the symmetry electric current in cycle in the current zero time interval.The key diagram of current waveform when Fig. 3 is off action, the action moment and actuation time.
In a single day control device receives open command; Device is crossed the system power of isolating switch through the current sensor sample streams; The current value of this sampling is transformed into voltage signal through signal condition module 5 and is input to analog to digital converter ADC4, and ADC4 is transformed into digital quantity with voltage signal and passes to PLD FPGA3, and FPGA3 carries out Filtering Processing to digital quantity signal; Then result is passed to dsp processor 2 and handle, dsp processor 2 calculates current zero.
Through temperature sensor and voltage changer the sampling operation environment temperature Temp of mechanism, control voltage Vcontrol respectively, dsp processor 2 calculates topen actuation time that the function as this tittle provides.Use arc time tarc preset among the EEPROM.
The current zero that dsp processor 2 is calculated is set at reference point Tstandard.Then; Electric current present is set at target trip point Ttarget zero point during with prediction generating isolating switch open command; Calculate action tcont lock in time by formula (Ttarget-Tstandard-topen-tarc), make at predetermined arc time tarc and arrive trip point, and at the action zero hour Topen of reference point Tstandard behind action tcont lock in time by setting; Send the instruction of control break-make to isolating switch, thus the off action of beginning isolating switch.
The isolating switch that begins to move through above-mentioned control is behind off action time topen, in Tseparate separate contacts constantly; Thereby behind predetermined arc time tarc; Reach target trip point Ttarget, contact breaks off at current zero-crossing point, and isolating switch disjunction action is accomplished.
Use three: system's combined floodgate control flow.
Fig. 4 is voltage waveform, the action moment and the time key diagram thereof when connecting action.
In a single day control device receives reclosing command; Device is through voltage sensor sampling system voltage; The magnitude of voltage of this sampling is transformed into voltage signal through signal condition module 5 and is input to analog to digital converter ADC4, and ADC4 is transformed into digital quantity with voltage signal and passes to PLD FPGA3, and FPGA3 carries out Filtering Processing to digital quantity signal; Then result is passed to dsp processor 2 and handle, 2 calculating voltage zero points of dsp processor.
Through temperature sensor and voltage changer the sampling operation environment temperature Temp of mechanism, control voltage Vcontrol respectively, dsp processor 2 calculates tclose actuation time that the function as this tittle provides.Use control phase time tp preset among the EEPROM.
The point of zero voltage that dsp processor 2 is calculated is set at reference point Tstandard.Then; Produce the point of zero voltage target setting trip point Ttarget that occurs when closing of power circuit breaker instructs by being predicted as; Calculate action tcont lock in time by formula (Ttarget-Tstandard-tclose+tp), make at expected objective phase time tp and arrive closing point, and at the action zero hour Tclose of reference point Tstandard behind action tcont lock in time by setting; Send the control reclosing command to isolating switch, thus the feed motion of beginning isolating switch.
Through the isolating switch that above-mentioned control begins to move, after the time, in Tcontact moment contact closure, the breaker closing action is accomplished through combined floodgate.
Specific embodiment described herein only is that the utility model spirit is illustrated.The utility model person of ordinary skill in the field can make various modifications or replenishes or adopt similar mode to substitute described specific embodiment, but can't depart from the spirit of the utility model or surmount the defined scope of appended claims.
Although this paper has used terms such as power module 1, dsp processor 2, PLD FPGA3, analog to digital converter ADC4, signal condition module 5, switching input module 6, switching value output module 7, memory RAM 8, storer EEPROM9, communication interface 10, button demonstration 11, temperature sensor 12 morely, do not get rid of the possibility of using other term.Using these terms only is in order to describe and explain the essence of the utility model more easily; It all is contrary with the utility model spirit being construed to any additional restriction to them.
Claims (4)
1. a synchro switch control device is characterized in that, comprising:
One power module (1): the interchange that will import or direct current are converted into various low-voltage DCs, the generator power supply;
One signal condition module (5): insert voltage signal, access isolating switch line current signal, the exciting capacity control voltage of isolating switch bus side, and the simulating signal that inserts is filtered adjustment;
One analog to digital converter ADC (4): will pass through the adjusted simulating signal of signal condition module (5) filtration and be transformed into digital quantity signal;
One PLD FPGA (3): receive the digital quantity signal of analog to digital converter ADC (4) conversion and it is carried out Filtering Processing;
One dsp processor (2): receive through the result after PLD FPGA (3) Filtering Processing;
One memory RAM (8): be used for the storage of program intermediate variable and the debugging of software;
One storer EEPROM (9): the parameter that is used to store various settings;
One communication interface (10): dsp processor (2) is used to receive external command or sends ontology data through this interface and external device communication.
2. a kind of synchro switch control device according to claim 1 is characterized in that, also comprises
One temperature sensor (12): measure current environment temperature; And current environment temperature flowed to pass to dsp processor (2) after above-mentioned PLD FPGA (3) handles; And after calculating action lock in time by dsp processor (2), send actuating signal;
One switching value output module (7): receive the actuating signal that said dsp processor (2) sends;
One switching input module (6): receive the order of electric system divide-shut brake and open into, isolating switch three-phase branch, closing position auxiliary contact.
3. a kind of synchro switch control device according to claim 1 is characterized in that the output terminal of said switching value output module (7) engages brake cable circle and switching winding respectively.
4. a kind of synchro switch control device according to claim 1 is characterized in that, comprises that also a button shows (11): through button demonstration (11) device is detected, simultaneously the parameter state of display device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012200087088U CN202421793U (en) | 2012-01-10 | 2012-01-10 | Synchronous switch control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012200087088U CN202421793U (en) | 2012-01-10 | 2012-01-10 | Synchronous switch control device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN202421793U true CN202421793U (en) | 2012-09-05 |
Family
ID=46746538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2012200087088U Expired - Fee Related CN202421793U (en) | 2012-01-10 | 2012-01-10 | Synchronous switch control device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN202421793U (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102520628A (en) * | 2012-01-10 | 2012-06-27 | 武汉长海电气科技开发有限公司 | Synchronous switch control device |
CN103019106A (en) * | 2012-12-31 | 2013-04-03 | 湖北省电力公司电力科学研究院 | Digital simulation system and circuit breaker operation cabinet on-off interface implementation method |
CN103051062A (en) * | 2012-12-27 | 2013-04-17 | 国电南瑞科技股份有限公司 | Intelligent phase selection system and method for multifunctional measuring and control device |
CN105277924A (en) * | 2015-11-06 | 2016-01-27 | 中国科学院上海天文台 | Multiband noise switch control device |
-
2012
- 2012-01-10 CN CN2012200087088U patent/CN202421793U/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102520628A (en) * | 2012-01-10 | 2012-06-27 | 武汉长海电气科技开发有限公司 | Synchronous switch control device |
CN102520628B (en) * | 2012-01-10 | 2015-04-29 | 武汉长海电气科技开发有限公司 | Synchronous switch control device |
CN103051062A (en) * | 2012-12-27 | 2013-04-17 | 国电南瑞科技股份有限公司 | Intelligent phase selection system and method for multifunctional measuring and control device |
CN103019106A (en) * | 2012-12-31 | 2013-04-03 | 湖北省电力公司电力科学研究院 | Digital simulation system and circuit breaker operation cabinet on-off interface implementation method |
CN103019106B (en) * | 2012-12-31 | 2015-01-07 | 湖北省电力公司电力科学研究院 | Digital simulation system and circuit breaker operation cabinet on-off interface implementation method |
CN105277924A (en) * | 2015-11-06 | 2016-01-27 | 中国科学院上海天文台 | Multiband noise switch control device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102520628A (en) | Synchronous switch control device | |
CN202421793U (en) | Synchronous switch control device | |
EP2346132A1 (en) | Fast three-phase reclosing method in shunt reactor compensated transmission lines | |
CN106033891A (en) | Parallel online automatic commutation device of low-voltage load and operation method of commutation device | |
CN105846547A (en) | High-voltage intelligent switch | |
CN2800620Y (en) | Intelligent zero-cross opening or closing gate breaker | |
CN107769171B (en) | Self-powered intelligent current controller and control method thereof | |
KR20150047029A (en) | Apparatus for controlling shunt reactor of power system | |
CN203301164U (en) | Synchronous opening/closing controller | |
CN201374549Y (en) | Intelligent residual current circuit breaker | |
CN102841309A (en) | Test device for circuit breaker | |
CN209217703U (en) | A kind of total way switch of intelligent distribution box | |
CN106655171A (en) | Automatic selection method for phase selection control strategies of intermediate circuit breakers under 3/2 connection mode | |
CN201392370Y (en) | Mimic-disconnecting switch used for protecting tester | |
CN203103978U (en) | Intelligent high-voltage reactive multi-stage compensation device | |
CN204011150U (en) | Low-voltage distribution cabinet interlock control system | |
CN202102088U (en) | Circuit breaker testing device | |
CN204760332U (en) | Circuit breaker operating device controlgear and control box thereof | |
CN209313424U (en) | A kind of zero-sequence current protection circuit | |
CN202837860U (en) | Thermal memory protection device | |
CN201029198Y (en) | High-voltage switch high-speed sampling overflowing controller | |
CN201029199Y (en) | Synthetic controller of high voltage switch | |
CN204696695U (en) | Synchronous apotype low-voltage intelligent Combined type power capacitor altogether | |
CN205544587U (en) | Intelligent operating circuit of intelligent circuit breaker | |
CN203225527U (en) | Spilt phase sequent switching control device of capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120905 Termination date: 20150110 |
|
EXPY | Termination of patent right or utility model |