CN202171627U - Test mainboard with various CPCI (compact peripheral component interconnect) interfaces - Google Patents

Test mainboard with various CPCI (compact peripheral component interconnect) interfaces Download PDF

Info

Publication number
CN202171627U
CN202171627U CN2011202938687U CN201120293868U CN202171627U CN 202171627 U CN202171627 U CN 202171627U CN 2011202938687 U CN2011202938687 U CN 2011202938687U CN 201120293868 U CN201120293868 U CN 201120293868U CN 202171627 U CN202171627 U CN 202171627U
Authority
CN
China
Prior art keywords
cpci
mainboard
interface
port
interfaces
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011202938687U
Other languages
Chinese (zh)
Inventor
刘泽
计晓婧
于治楼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN2011202938687U priority Critical patent/CN202171627U/en
Application granted granted Critical
Publication of CN202171627U publication Critical patent/CN202171627U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Information Transfer Systems (AREA)

Abstract

The utility model provides a test mainboard with various CPCI (compact peripheral component interconnect) interfaces. The test mainboard with the various CPCI interfaces belongs to a computer assistant test device and structurally comprises a CPCI interface for a tested mainboard, wherein the CPCI interface for a tested mainboard is connected with and transmits CPCI signals to a CPCI interface for a testing mainboard, a CPCI power source supplies power for the CPCI interface for the testing mainboard, and the CPCI interface for the testing mainboard is connected with a USB (universal serial bus) port, a serial port, a PCI (peripheral component interconnect) port, a PCIE (peripheral component interconnect express) port, a net port and a SATA (serial advanced technology attachment) port. Compared with the prior art, the test mainboard with the various CPCI interfaces has the characteristics of reasonable design and convenience in use, is convenient and easy to implement, reduces development time and cost and has very good popularization and use value.

Description

A kind of testing host that has multiple CPCI interface
Technical field
The utility model relates to a kind of computer-aided test device, a kind of specifically testing host that has multiple CPCI interface.
Background technology
Compact PCI (Compact Peripheral Component Interconnect) is called for short CPCI; Compact PCI claimed again in Chinese, is a kind of industrial computer technical standard of new generation that has opening, good heat radiating property, has characteristics such as hot-swappable, high opening, high reliability.The CPCI product uses very extensive, is widely used in the application that communication, network, compuphone data acquisition and router, switch etc. need high-reliability, can use for a long time.Therefore the quick test to the CPCI interface signal also is the demand of electronic design engineering Shi Biran.
Summary of the invention
The technical assignment of the utility model is the deficiency that solves prior art, and a kind of testing host that has multiple CPCI interface is provided.
The technical scheme of the utility model realizes by following mode; This a kind of testing host that has multiple CPCI interface; Its structure comprises the CPCI interface of tested mainboard; The CPCI interface of this tested mainboard is connected with the CPCI interface of testing host and for it transmits the CPCI signal, the CPCI interface of said testing host is by the power supply of CPCI power supply, and the CPCI interface of above-mentioned testing host is connected with USB mouth, serial ports, PCI mouth, PCIE interface, network interface, SATA mouth.
The beneficial effect that the utility model is compared with prior art produced is:
Characteristics such as that a kind of testing host that has multiple CPCI interface of the utility model has is reasonable in design, simple in structure, be easy to processing, easy to use; Can test many mainboard interfaces signal of band CPCI standard interface through this device; Convenient and easy; Reduce research and development time and cost, have good value for applications.
Description of drawings
Accompanying drawing 1 is the structured flowchart of the proving installation of the utility model.
Mark in the accompanying drawing is represented respectively:
1, CPCI power supply, 2, the CPCI interface of tested mainboard, 3, the CPCI interface of testing host, 4, the USB mouth, 5, serial ports, 6, the PCI mouth, 7, the PCIE interface, 8, network interface, 9, the SATA mouth.
Embodiment
Below in conjunction with accompanying drawing a kind of testing host that has multiple CPCI interface of the utility model is done following the detailed description.
Shown in accompanying drawing 1; This a kind of testing host that has multiple CPCI interface; Its structure comprises the CPCI interface 2 of tested mainboard; The CPCI interface 2 of this tested mainboard is connected with the CPCI interface 3 of testing host and for it transmits the CPCI signal, the CPCI interface 2 of said testing host is by 1 power supply of CPCI power supply, and the CPCI interface 3 of above-mentioned testing host is connected with USB mouth 4, serial ports 5, PCI mouth 6, PCIE interface 7, network interface 8, SATA mouth 9.
A kind of testing host that has multiple CPCI interface of the utility model can be tested the integrated circuit board that has multiple CPCI interface, has convenient-to-running characteristics, practices thrift research and development time and cost.

Claims (1)

1. testing host that has multiple CPCI interface; It is characterized in that comprising the CPCI interface of tested mainboard; The CPCI interface of this tested mainboard is connected with the CPCI interface of testing host and transmits the CPCI signal for it; The CPCI interface of said testing host is by the power supply of CPCI power supply, and the CPCI interface of above-mentioned testing host is connected with USB mouth, serial ports, PCI mouth, PCIE interface, network interface, SATA mouth.
CN2011202938687U 2011-08-15 2011-08-15 Test mainboard with various CPCI (compact peripheral component interconnect) interfaces Expired - Fee Related CN202171627U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011202938687U CN202171627U (en) 2011-08-15 2011-08-15 Test mainboard with various CPCI (compact peripheral component interconnect) interfaces

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011202938687U CN202171627U (en) 2011-08-15 2011-08-15 Test mainboard with various CPCI (compact peripheral component interconnect) interfaces

Publications (1)

Publication Number Publication Date
CN202171627U true CN202171627U (en) 2012-03-21

Family

ID=45829820

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011202938687U Expired - Fee Related CN202171627U (en) 2011-08-15 2011-08-15 Test mainboard with various CPCI (compact peripheral component interconnect) interfaces

Country Status (1)

Country Link
CN (1) CN202171627U (en)

Similar Documents

Publication Publication Date Title
CN204065979U (en) One exempts from instrument dismounting PCIE adapter
TWM436840U (en) Test device for motherboard port
CN202093505U (en) Multi-interface test plate for testing server function
CN202512565U (en) IOBOX board
CN203275482U (en) Data acquisition card of virtual oscilloscope
CN202171627U (en) Test mainboard with various CPCI (compact peripheral component interconnect) interfaces
CN202995719U (en) USB (universal serial bus) interface extension equipment and electronic terminal
CN203191887U (en) Multi-channel bus converter board card based on field programmable gate array (FPGA)
CN202599980U (en) Management card testing and verifying board based on PCI interfaces
CN202102422U (en) Quick testing device of a compact type computer (CPCI) device with multiple serial advancement technology attachment (SATA) ports
CN202453873U (en) Test board card for system management equipment
CN202166705U (en) Multi-port quick test device of compact peripheral component interconnect (CPCI) device
CN201555869U (en) Carrier wave testing device
CN102364452A (en) Realization method for thermal plugging use of PS2 interface keyboard and mouse
CN202374287U (en) Built-in router
CN205193738U (en) Support PS2 and USB double nip keyboard of special function key
CN205353855U (en) Embedded computer main board
CN202735893U (en) High-performance main board with interconnected ports based on peripheral component interface express (PCIE)
CN201252311Y (en) Power supply changeover device
CN202331281U (en) Multifunctional input/output expansion card
CN204331716U (en) A kind of signal pickup assembly for electronic countermeasure
CN203773480U (en) GPIO (General Purpose Input/Output) port conversion equipment for USB interface
CN203164959U (en) ARINC429 bus test board card
CN203588114U (en) Highly-integrated modularized X86-based embedded mainboard
CN217426107U (en) Multipurpose test fixture and intelligent terminal

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120321

Termination date: 20140815

EXPY Termination of patent right or utility model