CN202094872U - Signal harmonic wave decomposing and synthesizing device - Google Patents

Signal harmonic wave decomposing and synthesizing device Download PDF

Info

Publication number
CN202094872U
CN202094872U CN2011202044434U CN201120204443U CN202094872U CN 202094872 U CN202094872 U CN 202094872U CN 2011202044434 U CN2011202044434 U CN 2011202044434U CN 201120204443 U CN201120204443 U CN 201120204443U CN 202094872 U CN202094872 U CN 202094872U
Authority
CN
China
Prior art keywords
circuit
signal
frequency
connects
wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011202044434U
Other languages
Chinese (zh)
Inventor
徐浩
刘林
黄颖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangxi Nanchang Power Supply Co
State Grid Corp of China SGCC
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN2011202044434U priority Critical patent/CN202094872U/en
Application granted granted Critical
Publication of CN202094872U publication Critical patent/CN202094872U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Networks Using Active Elements (AREA)

Abstract

The utility model discloses a signal harmonic wave decomposing and synthesizing device, a square wave oscillating circuit is connected with a fractional frequency/ filtering/ amplifying circuit which is connected with a phase-shift circuit, and the phase-shift circuit is connected with an addition/subtraction circuit which is connected with a display circuit; the signal harmonic wave decomposing and synthesizing device can intuitively show the generation and the final synthesizing effect of a signal base wave and a harmonic wave from the signal generating, the fractional frequency, the filtering and the phase-shifting to the harmonic wave synthesizing, so that students can be clear on the concepts of the harmonic wave and the base wave in the signal. As chips and resistors in a simulating hardware circuit can be detachable, the installation and replacement are convenient, and different harmonic waves can be obtained by changing the corresponding resistance value.

Description

Signal harmonic decomposes and synthesizer
Technical field
The utility model relates to a kind of signal processing apparatus, and particularly a kind of signal harmonic decomposes and synthesizer.
Background technology
The student has learnt Fourier's function and signal principle in specialized courses such as circuit, motor, know what all signals all were made up of the sinusoidal signal of different frequency, different amplitudes.But the student is in a kind of fuzzy theory state basically, and does not know the concrete condition of first-harmonic and harmonic wave, lacks the heightened awareness to Fourier's function.Yet in the laboratory of school, also there is not a concrete student that how to allow of cover remove to understand the first-harmonic of signal and the device of harmonic test.
Summary of the invention
Technical problem to be solved in the utility model provides a kind of signal harmonic and decomposes and synthesizer, employing is the research signal with the square wave, device produces square-wave signal, then with signal through circuit such as numerical value frequency division, active power filtering, amplification, phase shift, addition, subtractions.First-harmonic in the signal and harmonic wave separation are come out, and regulate, synthetic special waveform is demonstrated to the learner and is watched, and deepens the understanding to signal.
For solving the problems of the technologies described above, the technical scheme that the utility model is taked is: signal harmonic decomposes and synthesizer, square-wave oscillator circuit connects frequency division/filtering/amplifying circuit, frequency division/filtering/amplifying circuit connects phase-shift circuit, phase-shift circuit connects the addition/subtraction circuit, and the addition/subtraction circuit connects display circuit.
Described square-wave oscillator circuit adopts Schmitt trigger circuit.
The frequency dividing circuit of described frequency division/filtering/amplifying circuit comprises very frequency circuit, 30 fens frequency circuits, six frequency dividing circuits, described ten minutes frequency circuit is by signal enter counter U1, counter U1 connects d type flip flop U2A and constitutes, described 30 minutes frequency circuits by: signal connects and connects two d type flip flop U2B, U3A behind XOR gate U5A, the inverter U8A and constitute very frequently, described six frequency dividing circuits are by: signal input d type flip flop U3B, and d type flip flop U3B connects the three frequency division circuit that XOR gate U5B, inverter U4A, d type flip flop U6A, U6B form and constitutes.
The filter circuit of described frequency division/filtering/amplifying circuit is active quadravalence low pass circuit.
The amplifying circuit of described frequency division/filtering/amplifying circuit is by the sine wave signal input amplifier, and amplifier connects slide rheostat and constitutes.
Described phase-shift circuit is the Active RC phase-shift circuit.
The utility model signal harmonic decomposes and synthesizer, synthesizes to harmonic wave from signal generation, frequency division, filtering, phase shift, intuitively represents the generation and the final synthetic effect of signal first-harmonic and harmonic wave, makes the student clearer to harmonic wave in the signal and first-harmonic notion.Analog hardware circuit chips, resistance all are detachable, install, and are convenient for changing device.Can also can obtain obstructed harmonic wave by changing the respective resistivity values size.
Description of drawings
The utility model is described in further detail below in conjunction with drawings and Examples:
Fig. 1 is the utility model system structure of device block diagram;
Fig. 2 is the utility model device square-wave oscillator circuit figure;
Fig. 3 is the utility model device frequency dividing circuit figure;
Fig. 4 is the utility model device filter circuit figure;
Fig. 5 is the utility model device amplification circuit diagram;
Fig. 6 is the utility model device phase-shift circuit figure;
Fig. 7 is the utility model device add circuit figure;
Fig. 8 is the utility model device subtraction circuit figure;
Fig. 9 is the utility model device single-chip microcomputer signal processing flow figure.
Embodiment
The utility model signal harmonic decomposes and synthesizer, utilize the CD40106 Schmidt trigger to form a simple oscillating circuit, produce the 300KHz square-wave signal, the frequency division part is made up of family chips such as d type flip flop CD4013 and 6 inverter CD4069, can be 10KHZ, 30KHz, 50KHz with 300KHz square-wave signal frequency division.The sinusoidal signal filter circuit can accurately be filtered out the fundametal compoment in the square-wave signal by the secondary quadravalence low-pass filtering that OP37 forms.Through amplifying the sine wave that attenuator circuit is adjusted into three road sinusoidal wave peak-to-peak values 6V, 2V, 1.2V, the back is transferring to definite angle through the phase-shift circuit is made up of resistance, electric capacity, amplifier accurately with the phase place of 3 sine waves, and stack obtains being similar to square wave and triangular wave through adder again.Sinusoidal wave by real effective conversion chip AD637 change-over circuit, can obtain sinusoidal wave effective value, deliver to the inner A/D sampling of single-chip microcomputer again, handle, liquid crystal display, or select for use oscilloscope measurement to show.
1), square-wave oscillator circuit, as shown in Figure 2:
Adopt integrated schmidt trigger chip CD40106 to form square wave, can resistance capacitance be set excessively together square wave frequency is modulated 1MHz from several thousand Hz, satisfy the requirement of we 300Khz.
Can produce the relatively perfectly square-wave signal of 10KHz, 30KHz, 50KHz through frequency division in order to produce.The oscillating circuit frequency set up be set to 300KHz, under this frequency, just obtained more satisfactory signal through even frequency division 6,10,30 frequency divisions.So device selects for use circuit fairly simple, the more stable Schmidt trigger CD40106 of effect is as the core devices of oscillating circuit.At extraneous resistance R 1=330 Ω, fine setting slide rheostat POT=100 Ω, capacitor C 1=0.01uf, adjusting under the square-wave signal of output is transferred to 300KHz.
2), frequency dividing circuit, as shown in Figure 3:
Adopt counter and d type flip flop associating frequency division, and do to assist with logic gate component and control duty ratio, select 74ls90 to do counter chip, the CD4013 that d type flip flop is selected for use joins corresponding gate again.
In the selection, consider the variation of its duty ratio and amplitude.So-called frequency division is about to a composite signal and is divided into its " subsignal ", as sends the square-wave signal of a 300Khz to, can by hardware artificial its frequency is carried out the multiple conversion, its wave mode is constant.Because be square wave, can think that crest is a high level, trough is a low level, does not have the interference of intermediate level, can and change the frequency and the duty ratio of square wave in conjunction with counter by logic element.
Figure 2011202044434100002DEST_PATH_IMAGE001
Can calculate the value of each harmonic according to this formula.
The signal of A delivery outlet among Fig. 3 is delivered in the frequency dividing circuit signal input, decade counter 74LS90(or 74LS192 are adopted in frequency dividing circuit design) and two rising edge d type flip flop CD4013 do very frequency, by 74LS90(U1 is set) register pair send into signal-count, counting finishes the back to CD4013(U2A) feed signals triggers its work, obtains square wave very frequently.
30 minutes are frequently: signal XOR gate CD4070(U5A very frequently) and hex inverter CD4069(U8A) signal that feeds back carry out XOR send into again two d type flip flops (U2B U3A) can produce 30 fens frequency square waves,
The square-wave signal of six frequency divisions: earlier by two frequency divisions, two frequency divisions can obtain by d type flip flop (U3:B) is set, with the three frequency division circuit (by U5B, U6A, U6B, U4A) cascade can obtain the square-wave signal of six frequency divisions.
3), filter circuit, as shown in Figure 4:
For filter circuit, by analysis: the sine wave of the 10KHz that obtain, 30KHz, 50KHz just in time is the fundametal compoment of the square wave of respective frequencies, can adopt quadravalence Butterworth low-pass filter circuit, corresponding cut-off frequency is set just can obtain needed sine wave.
Filter circuit adopts the active quadravalence low pass circuit (classical Butterworth low pass) with the OP37 operational amplifier.Because obtain the sine wave of 10KHz, 30KHz, 50KHz, and the sine wave of these 3 frequencies is the fundametal compoment of the square wave of respective frequencies with it just.So only need be by the adjusting (utilizing formula) of resistance, electric capacity being provided with the cut-off frequency of 10KHz, 30KHz, 50KHz respectively.Just can obtain the sine wave of 10KHz, 30KHz, 50KHz.Figure below is the filter circuit figure of 30KHz sine wave, and 10k, 20k filter circuit figure and figure below are resistance too, and capacitance parameter is slightly different.
The 10K filter circuit: capacitor C 1, C2, C3, C4 value are 0.01uf, and resistance R 1, R2, R3, R4 value are 1.5k Ω.
The 30K filter circuit: capacitor C 1, C2, C3, C4 value are 0.01uf, and resistance R 1, R2, R3, R4 value are 440 Ω.
The 50k filter circuit: capacitor C 1, C2, C3, C4 value are 0.01uf, and resistance R 1, R2, R3, R4 value are 320 Ω.
4), amplifying circuit, as shown in Figure 5:
Amplifying circuit mainly is that the voltage of signals behind the frequency division is adjusted accordingly, and they are only required satisfying the voltage assignment of signal when synthetic.Main by the higher AD620 amplifier of precision, slide rheostat is formed.Electric parameter: RV1, RV2, RV3 value are 200K.Principle is that the sinusoidal signal behind 3 frequency divisions is delivered to circuit I N1, IN2, IN3 input port.By adjustment, make 3 signal voltage ratios of output present the certain proportion relation to slide rheostat.
5), phase-shift circuit, as shown in Figure 6:
The utility model signal is synthetic to be to be made of phase-shift circuit and adder, and wherein the scheme of phase-shift circuit is: directly analog signal is carried out phase shift, promptly adopt Active RC phase-shift circuit (OP series amplifier), sort circuit is succinct, and is easy to operate.
Phase-shift circuit adopts the Active RC phase-shift circuit.Selecting the OP07 amplifier for use is core devices, determine reasonable capacitance again after, the resistance by transfer electricity slide rheostat POT1, POT2, POT3 just can realize the scope phase adjusted of 0 ~ 180 degree, and the output amplitude of signal is decayed very small.The electric component parameter: resistance R 1, R2, R3 value all are 10K, and capacitor C 1, C2, C3 value all are 102(1000pf), slide change resistance its POT1, POT2, POT3 are the 10K slide rheostat.
6), add circuit, as shown in Figure 7:
Adder is to be core with the OP37 operational amplifier, and resistance R 1, R2, R3, R4, R5 resistance are respectively 10k, 10k, 10k, 4k, 10k.
7), subtraction circuit, as shown in Figure 8:
The synthetic subtracter of using of triangular wave.The subtracter operation principle is that first-harmonic is added that 5 subharmonic deduct 3 subharmonic, electric parameter again: resistance R 1, R2, R3, R4 resistance are respectively 10k, 10k, 10k, 5k.Voltage ratio is 1: 1/9: 1/25.
Specifically the control program block diagram as shown in Figure 9: design and produce the circuit that an energy is measured the amplitude of each sinusoidal signal and numeral shows.This device adopts the liquid crystal of ATmega16 single-chip microcomputer and YXD, and elder generation utilizes the inner A/D sampling of single-chip microcomputer, conversion with outside sinusoidal signal again through the real effective conversion, and the result who changes is sent into liquid crystal display, also can select to show with oscilloscope.
Through square-wave oscillator, the generation square wave frequency is: 297KHZ;
Measured value such as figure below of the sine wave that produces through frequency-division filter circuit and display circuit:

Claims (6)

1. signal harmonic decomposes and synthesizer, it is characterized in that: square-wave oscillator circuit connects frequency division/filtering/amplifying circuit, and frequency division/filtering/amplifying circuit connects phase-shift circuit, and phase-shift circuit connects the addition/subtraction circuit, and the addition/subtraction circuit connects display circuit.
2. decompose and synthesizer according to the described signal harmonic of claim 1, it is characterized in that: described square-wave oscillator circuit adopts Schmitt trigger circuit.
3. decompose and synthesizer according to the described signal harmonic of claim 1, it is characterized in that: the frequency dividing circuit of described frequency division/filtering/amplifying circuit comprises very frequency circuit, 30 fens frequency circuits, six frequency dividing circuits,
Described ten minutes frequency circuit is by signal enter counter U1, and counter U1 connects d type flip flop U2A and constitutes,
Described 30 minutes frequency circuits by: signal connects and connects two d type flip flop U2B, U3A behind XOR gate U5A, the inverter U8A and constitute very frequently,
Described six frequency dividing circuits are by: signal input d type flip flop U3B, and d type flip flop U3B connects the three frequency division circuit that XOR gate U5B, inverter U4A, d type flip flop U6A, U6B form and constitutes.
4. decompose and synthesizer according to claim 1 or 3 described signal harmonics, it is characterized in that: the filter circuit of described frequency division/filtering/amplifying circuit is active quadravalence low pass circuit.
5. decompose and synthesizers according to claim 1 or 3 described signal harmonics, it is characterized in that: the amplifying circuit of described frequency division/filtering/amplifying circuit by: sine wave signal input amplifier, amplifier connect slide rheostat and constitute.
6. decompose and synthesizer according to the described signal harmonic of claim 1, it is characterized in that: described phase-shift circuit is the Active RC phase-shift circuit.
CN2011202044434U 2011-06-17 2011-06-17 Signal harmonic wave decomposing and synthesizing device Expired - Fee Related CN202094872U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011202044434U CN202094872U (en) 2011-06-17 2011-06-17 Signal harmonic wave decomposing and synthesizing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011202044434U CN202094872U (en) 2011-06-17 2011-06-17 Signal harmonic wave decomposing and synthesizing device

Publications (1)

Publication Number Publication Date
CN202094872U true CN202094872U (en) 2011-12-28

Family

ID=45369912

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011202044434U Expired - Fee Related CN202094872U (en) 2011-06-17 2011-06-17 Signal harmonic wave decomposing and synthesizing device

Country Status (1)

Country Link
CN (1) CN202094872U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104348462A (en) * 2014-06-25 2015-02-11 无锡中微爱芯电子有限公司 Special receiving circuit for wireless remote control
CN104579174A (en) * 2015-01-08 2015-04-29 国家电网公司 Fourier signal decomposition device
CN107872201A (en) * 2016-09-26 2018-04-03 现代自动车株式会社 Apparatus and method for generating sine wave
CN112505416A (en) * 2020-11-17 2021-03-16 广东电网有限责任公司 Method for measuring grounding impedance

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104348462A (en) * 2014-06-25 2015-02-11 无锡中微爱芯电子有限公司 Special receiving circuit for wireless remote control
CN104348462B (en) * 2014-06-25 2017-07-21 无锡中微爱芯电子有限公司 A kind of special receiving circuit of wireless remote control
CN104579174A (en) * 2015-01-08 2015-04-29 国家电网公司 Fourier signal decomposition device
CN104579174B (en) * 2015-01-08 2018-05-01 国家电网公司 A kind of Fourier's signal decomposition apparatus
CN107872201A (en) * 2016-09-26 2018-04-03 现代自动车株式会社 Apparatus and method for generating sine wave
CN112505416A (en) * 2020-11-17 2021-03-16 广东电网有限责任公司 Method for measuring grounding impedance

Similar Documents

Publication Publication Date Title
CN202094872U (en) Signal harmonic wave decomposing and synthesizing device
CN102175921A (en) Portable impedance measurement instrument based on FPGA (field programmable gate array)
CN103513211B (en) Ac impedance measurement measuring device
CN103293376B (en) A kind of measuring method of frequency stability and device
CN202870179U (en) LCR measuring instrument
CN204405742U (en) The online internal resistance measurement circuit of battery
CN102122456B (en) Digital phase-locked amplification experiment device for teaching experiment
CN106199204A (en) A kind of electrical conductivity of solution measuring instruments based on microcontroller
CN206331109U (en) A kind of radar range finding circuit
CN101762744A (en) Wide-frequency electric power measurement method and measurement device
CN203490355U (en) Detection device for alternating current impedance tester
CN205506977U (en) Digital frequency characteristic testing device based on single chip microcomputer control
CN204857024U (en) Electronic technology comprehensive test instrument
CN206096370U (en) Circuit parameter measuring instrument
CN202887564U (en) Combined experiment instrument of function signal generating functional module
CN202494744U (en) Device for detecting quality of electric energy
CN104142430A (en) RLC measuring instrument and measuring method
CN202649305U (en) High-precision three-phase electric energy meter
CN203591258U (en) Human body electrical impedance measuring instrument
CN208060991U (en) A kind of engine rotational speed signal analog circuit
CN105954577A (en) Electric energy metering method
CN2833607Y (en) Multifunctional electric energy metering instrument
CN113075456B (en) High-precision alternating current impedance test system and test method thereof
RU196044U1 (en) 90 DEGREES PHASE SHIFT DEVICE
CN203165316U (en) Comprehensive experiment instrument for computer hardware teaching

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: JIANGXI NANCHANG POWER SUPPLY COMPANY

Free format text: FORMER OWNER: XU HAO

Effective date: 20130114

Owner name: STATE ELECTRIC NET CROP.

Effective date: 20130114

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 443002 YICHANG, HUBEI PROVINCE TO: 330006 NANCHANG, JIANGXI PROVINCE

TR01 Transfer of patent right

Effective date of registration: 20130114

Address after: 330006 Nanchang, Jiangxi province stacked Hill Road, No. 383

Patentee after: Jiangxi Nanchang Power Supply Company

Patentee after: State Grid Corporation of China

Address before: 443002 School of electrical and new energy, China Three Gorges University, 8 university road, Hubei, Yichang

Patentee before: Xu Hao

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111228

Termination date: 20170617