CN201355608Y - Control chip of LED display screen - Google Patents
Control chip of LED display screen Download PDFInfo
- Publication number
- CN201355608Y CN201355608Y CNU2008201240731U CN200820124073U CN201355608Y CN 201355608 Y CN201355608 Y CN 201355608Y CN U2008201240731 U CNU2008201240731 U CN U2008201240731U CN 200820124073 U CN200820124073 U CN 200820124073U CN 201355608 Y CN201355608 Y CN 201355608Y
- Authority
- CN
- China
- Prior art keywords
- pin
- control chip
- cascade
- output
- passage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Pinball Game Machines (AREA)
Abstract
The utility model relates to a control chip of an LED display screen, which is provided with an encapsulation body, wherein a control circuit, a substrate and a welding disc are encapsulated inside the encapsulation body, and the surface of the encapsulation body is provided with a mark, and 36 pins are symmetrically arranged at both sides of the encapsulation body with the mark as the starting point. The pins of the control chip are symmetrically distributed in two directions, thereby being convenient for the cascade connection of the control chip; output pins which are used for driving the chip are also symmetrically distributed in two directions, thereby being convenient for the wiring of a unit plate for carrying the control chip.
Description
Technical field
The utility model relates to chip field, relates in particular to a kind of control chip of display screen.
Background technology
LED display is used for display text, image, animation and video recording etc., and it has multiple application functions such as broadcast, demonstration.In the prior art, the reception of LED display control signal, processing are to be finished by the receiving card on the scanning board, and receiving card receives and sends the digital signal that card transmits, and is processed into the control signal that cell board needs, directly send to the chip for driving on the cell board, with driving LED lamp point.Wherein, the amplifier on the cell board is between receiving card and the chip for driving, only to signal amplify, shaping, and do not play any processing effect.
Because the needed data of display screen all must finish processing by the receiving card on the scanning board, make the hardware of scanning board need finish multiple function, to bear heavylier, the poor-performing of scanning has reduced the display effect of LED display.
Along with the development of the control chip of LED display, control chip is needed rational pin setting badly, so that the place and route of control chip on cell board on the LED display.
Therefore, there is defective in prior art, needs further improvement and develops.
The utility model content
Technical problem to be solved in the utility model is: a kind of control chip is provided, and the pin of described control chip is convenient to the installation of display screen on the LED display cell board.
The technical solution of the utility model is as follows:
A kind of control chip of LED display, it comprises a packaging body, encapsulation is provided with control circuit, substrate and pad in the described packaging body, described packaging body surface is provided with mark, wherein, and with the described starting point that is labeled as, draw 36 pins from the side of two symmetries of described packaging body
First pin as the Vcc end, is used to connect power supply;
Second pin is connected with substrate, as earth terminal;
The 3rd pin is as the 3rd passage of output cascade data;
The 4th pin is as the 4th passage of output cascade data;
The 5th pin is surrounded by the output of imitating the output index signal as cascade data;
The 6th pin is as the test data input channel;
The 7th pin is used to be provided with the highest order of capable gating signal;
The 8th pin is used for the data to the first group of chip for driving that is connected;
The 9th pin is used to export serial clock;
The tenth pin is connected with substrate, is used for ground connection;
The 11 pin is used for the output latch signal;
The 12 pin is used for to the chip for driving output enable signal that connects;
The 13 pin as the Vcc end, is used to connect power supply;
The 14 pin is used for to the second group of chip for driving dateout that is connected;
The 15 pin is used for when there is fault in control chip, makes the indication LED lamp luminous;
The 16 pin is used for the pattern of the output clock of cascade system is provided with;
The 17 pin is as the output channel of up test packet;
The 18 pin is used in reference to the validity that is shown in the cascade data bag that collects on the clock signal;
The nineteen pin is as the 4th passage of cascade data input;
The 20 pin is as the 3rd passage of cascade data input;
The 21 pin is as second passage of cascade data input;
The 22 pin is as first passage of cascade data input;
The 23 pin is used for the input of cascade system clock;
The 24 pin as the Vcc end, is used to connect power supply;
The 25 pin as the Trouble Report passage, when being used to work as the chip for driving that is connected and having fault, reports this fault to described control chip;
The 26 pin is used for to the 3rd group of chip for driving dateout that is connected;
The 27 pin is connected with substrate, is used for ground connection;
The 28 pin is connected with substrate, is used for ground connection;
The second nineteen pin is used to test the output of the synchronizing signal of usefulness;
The 30 pin is connected with substrate, is used for ground connection;
The 31 pin is used to be provided with the validity of four data passages of cascade;
The 32 pin is used for to the 4th group of chip for driving transmission data that connected;
The 33 pin is as the Global Asynchronous reset terminal;
The 34 pin is used for the chip for driving transmit clock signal to cascade;
The 35 pin is as first passage of output cascade data;
The 36 pin is as second passage of output cascade data.
Described mark is positioned on any corner at the front surface of described packaging body or the back side.
Mark is set to printed layers, convexity layer or recessed layer.
Describedly be labeled as circle, square, star, triangle, regular polygon or its combination.
Described packaging body is a kind of in rhombus, the square or rectangular.
Each pin is with the described starting point that is labeled as, and by counterclockwise or clockwise direction, order is distributed on the side of two symmetries of described packaging body.
Each pin is distributed on the side of two symmetries of described packaging body.
Three pins that are provided with in described the 3rd pin, described the 4th pin, described the 35 pin and described the 36 pin are ground connection or standby; And three pins that are provided with in described the 18 pin, described nineteen pin, the 20 pin and the 21 pin are ground connection or standby; Be used for single line transmission cascade data.
Compared with prior art, superiority of the present utility model be following some:
One, be starting point to improve LED screen body display performance, reduced the minimum brightness time, the function of display frequency and brightness, the degree of depth is improved; Homogenization is carried out in brightness handled, make picture can access better shooting effect; Be provided with by relevant, make scanning frequency adjustable, thereby obtain better visual effect.
Two, it at the new increase in demand of Market Feedback in recent years the subtending port detection, cooperate with some constant-current driven chip the screen body detected etc., and can be with the form passback of packet testing result.
Three, the form of input The data network packet can be avoided the transmission of invalid data, and increase the function that misdata is discerned, thus chip work on LED screen body can be more stable.
Four, the order when making data cascade transmission and local output is more reasonable, and the adjustment of non-linear brightness curve can be customized as required by system, and these characteristics make the use of chip can meet user's custom more.
Description of drawings
Fig. 1 is the structural representation of the utility model control chip;
Fig. 2 is the connection diagram of the utility model control chip;
Embodiment
Below in conjunction with accompanying drawing, preferred embodiment of the present utility model is described in further detail.
Embodiment 1
The utility model provides the control chip of LED display, is used to bear the scan control function of prior art scanning element.
As shown in Figure 1, be a kind of embodiment of control chip of the LED display with 36 pins.The control chip definition has 36 pins, and promptly control chip 100.
For example, the control chip 100 that present embodiment provides, its control circuit is arranged on the substrate, and described control circuit, pad and substrate are encapsulated in the packaging body 101.Wherein, described packaging body can be rhombus, square or rectangular.
On any corner at the front surface of described packaging body or the back side mark can be set, for example, the side central authorities of arbitrary end on described packaging body 101 surfaces are provided with mark 102, and wherein, described mark can be set to printed layers, convexity layer or recessed layer.On this basis, described mark can be circular, square, star, triangle, regular polygon or its combination, and for example, described mark can be circular and one or two leg-of-mutton combination, and and for example, described mark can be semicircle.
The pin of described control chip 100 can be that symmetric points are arranged with described mark 102, for example, to be starting point near described mark 102 1 ends on the long side, is evenly distributed on according to counterclockwise order on the long side of two symmetries of described packaging body 101.The pin of described control chip 100 can be symmetric points with described mark 102 also, to be starting point near described mark 102 1 ends on the long side, is evenly distributed on according to clockwise order on the long side of two symmetries of described packaging body 101, repeats no more here.Preferred scheme is, as shown in Figure 1, each pin is distributed on the side of two symmetries of described packaging body.
Packaging body described in the present embodiment 101 can be a rectangle, and the mark 102 on its front is the breach of a semicircle.
When described control chip 100 is applied on the LED display, need a plurality of described control chip 100 cascades, and each control chip 100 needs to receive the cascade data of the last control chip input of cascades, and in succession next control chip output cascade data.
First pin of the packaging body 101 of described control chip 100, promptly PIN1 is starting point first pin of order counterclockwise with described mark 101 just.Described PIN1 is used to connect power supply as the Vcc end.
Second pin of described control chip 100, i.e. PIN2 is connected on the substrate as earth terminal, is also referred to as the GND end.
The 3rd pin of described control chip 100, i.e. PIN3, the 3rd passage as the output cascade data is called DOUT2.
The 4th pin of described control chip 100, i.e. PIN4, the 4th passage as the output cascade data is called DOUT3.
The 5th pin of described control chip 100, promptly PIN5 is also referred to as the DSOUT end, and it is surrounded by the output of imitating the output index signal as cascade data.
The 6th pin of described control chip 100, promptly PIN6 is called TDIN, as the test data input channel.
The 7th pin of described control chip 100, promptly PIN7 is called HA, is the highest order of row gating signal, line scan signals can be set two sweep for sweeping still.
The 8th pin of described control chip 100, promptly PIN8 is called SDA, is used for to the first group of chip for driving transmission data that is connected.
The 9th pin of described control chip 100, promptly PIN9 is called SCK, exports as serial clock.
The tenth pin of described control chip 100, i.e. PIN10, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The 11 pin of described control chip 100, promptly PIN11 is also referred to as the LAT end, is used for the output latch signal.
The 12 pin of described control chip 100, promptly PIN12 is also referred to as the OEB end, is used for to the chip for driving output enable signal that connects.
The 13 pin of described control chip 100, promptly PIN13 is used to connect power supply as the Vcc end.
The 14 pin of described control chip 100, promptly PIN14 is called SDB, is used for to the second group of chip for driving transmission data that is connected.
The 15 pin of described control chip 100, promptly PIN15 is also referred to as the LEDOUT end, when there is fault in control chip, is used to make the LED lamp that is used to indicate that is connected with this pin to brighten.
The 16 pin of described control chip 100, promptly PIN16 is also referred to as SETCKO, is used for the pattern of the output clock of cascade system is provided with.
The 17 pin of described control chip 100, promptly PIN17 is also referred to as TDOUT, as the output channel of up test packet.
The 18 pin of described control chip 100, promptly PIN18 is also referred to as DSIN, is used in reference to be shown in the cascade data bag validity that collects on the CLOCK.
The nineteen pin of described control chip 100, promptly PIN19 is also referred to as the DIN3 end, as the 4th passage of cascade data input.
The 20 pin of described control chip 100, promptly PIN20 is also referred to as the DIN2 end, as the 3rd passage of cascade data input.
The 21 pin of described control chip 100, promptly PIN21 is also referred to as the DIN1 end, as second passage of cascade data input.
The 22 pin of described control chip 100, promptly PIN22 is also referred to as the DIN0 end, as first passage of cascade data input.
The 23 pin of described control chip 100, promptly PIN23 is also referred to as CLKIN, as the cascade system input end of clock.
The 24 pin of described control chip 100, promptly PIN24 is used to connect power supply as the Vcc end.
The 25 pin of described control chip 100, promptly PIN25 is also referred to as the ERRIN end, as the Trouble Report passage, when there is fault in the chip for driving that is connected, reports this fault to described control chip.
The 26 pin of described control chip 100, promptly PIN26 is also referred to as SDC, is used for to the 3rd group of chip for driving transmission data that connected.
The 27 pin of described control chip 100, i.e. PIN27, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The 28 pin of described control chip 100, i.e. PIN28, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The second nineteen pin of described control chip 100, promptly PIN29 is also referred to as SYNC, as the output of the synchronizing signal of testing usefulness.
The 30 pin of described control chip 100, i.e. PIN30, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The 31 pin of described control chip 100, promptly PIN30 is also referred to as SETDCI, is used to be provided with the validity of four data passages of cascade, i.e. and in four data passages of cascade, which several passage is effective.
The 32 pin of described control chip 100, promptly PIN32 is also referred to as SDD, is used for to the 4th group of chip for driving transmission data that connected.
The 33 pin of described control chip 100, i.e. PIN33, described PIN33 is defined as the Global Asynchronous reset terminal, just the RESETB end.
The 34 pin of described control chip 100, promptly PIN34 is also referred to as CLKOUT, as the chip for driving transmit clock signal of giving cascade.
The 35 pin of described control chip 100, i.e. PIN35, first passage as the output cascade data is called DOUT0.
The 36 pin of described control chip 100, i.e. PIN36, second passage as the output cascade data is called DOUT1.
For example, the 3rd pin DOUT2 of the described control chip 100 of present embodiment, the 4th pin DOUT3, the 35 pin DOUT0 and the 36 pin DOUT1 be as the passage of output cascade data, and nineteen pin DIN3, the 20 pin DIN2, the 21 pin DIN1 and the 22 pin DIN0 are as the input channel of cascade data.The output channel of described control chip 100 cascade datas all is positioned at its upside, the input channel of its cascade data all is positioned at its downside, as shown in Figure 1, the pin on symmetry direction is up and down arranged and is made the cascade easily of a plurality of described control chips 100 together like this.
For example, the described control chip of present embodiment is organized the data output of chip for driving more 100 pairs, as shown in Figure 1, the 8th pin SDA is as the output pin to first group of chip for driving, the 14 pin SDB is as the output pin to second group of chip for driving, and these two pins are distributed in the left side of described control chip 100; The 26 pin SDC is as the output pin to the 3rd group of chip for driving, and the 32 pin SDD is as the output pin to the 4th group of chip for driving, and these two pins are distributed in the right side of described control chip 100.Pin on the left-right symmetric direction is arranged like this, and the cell board of the described control chip 100 of carrying is connected up easily.
For example, first pin Vcc of described control chip 100, second pin GND, the tenth pin GND, the 13 pin Vcc is distributed in the left side of described control chip 100; The 24 pin Vcc, the 27 pin GND, the 28 pin GND, the 30 pin GND is distributed in the right side of described control chip 100.The setting that the power pin left-right symmetric distributes makes the power-supply system of control chip 100 balanced more, thereby makes operating state more stable.
As shown in Figure 2, be the control chip that provides of present embodiment and the schematic diagram of next stage control chip and a kind of annexation of chip for driving.As shown in Figure 2, a certain control chip can cascade be controlled the four lines chip for driving, and is cascaded to the next stage control chip.
As depicted in figs. 1 and 2, first pin of the packaging body 101 of control chip 100, promptly PIN1 is starting point first pin of order counterclockwise with described mark 101 just.Described PIN1 is used to connect power supply as the Vcc end.
Second pin of described control chip 100, i.e. PIN2 is connected on the substrate as earth terminal, is also referred to as the GND end.
The 3rd pin of described control chip 100, promptly PIN3 is also referred to as DOUT2, is connected with the next stage control chip, as the 3rd passage to next stage control chip output cascade packet.
The 4th pin of described control chip 100, promptly PIN4 is also referred to as DOUT3, is connected with the next stage control chip, as the 4th passage to next stage control chip output cascade packet.
The 5th pin of described control chip 100, i.e. PIN5 is also referred to as the DSOUT end, is connected with DSIN in the next stage control chip, is used to indicate the output of cascade data bag for effectively exporting.
The 6th pin of described control chip 100, promptly PIN6 is called TDIN, is connected with the next stage control chip, as the test data input channel.
The 7th pin of described control chip 100, promptly PIN7 is called HA, is connected with the next stage control chip, is used for the lowest order of row gating signal.
The 8th pin of described control chip 100, promptly PIN8 is called SDA, is connected with first group of constant-current driven chip, is used for to its transmission data.
The 9th pin of described control chip 100, promptly PIN9 is called SCK, is connected to the input end of clock of constant-current driven chip, is used for serial clock output.
The tenth pin of described control chip 100, i.e. PIN10, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The 11 pin of described control chip 100, promptly PIN11 is also referred to as the LAT end, is used for to constant-current driven chip output loaded in parallel signal.
The 12 pin of described control chip 100, promptly PIN12 is also referred to as the OEB end, is connected with the output enable end of constant-current driven chip, is used for to the constant-current driven chip output enable signal that connects.
The 13 pin of described control chip 100, promptly PIN13 is used to connect power supply as the Vcc end.
The 14 pin of described control chip 100, promptly PIN14 is called SDB, and is connected in series with second group of constant-current driven chip, is used for to its transmission data.
The 15 pin of described control chip 100, promptly PIN15 is also referred to as LEDOUT, is used to be connected to a LED light, when there is fault in control chip, this LED light is brightened.
The 16 pin of described control chip 100, promptly PIN16 is also referred to as SETCKO, connects power supply or ground connection, and the pattern of the output clock of cascade system is provided with.
The 17 pin of described control chip 100, promptly PIN17 is also referred to as TDOUT, is connected with the TDIN of upper level control chip, is used for the output channel of up test packet.
The 18 pin of described control chip 100, promptly PIN18 is also referred to as DSIN, is connected with the DSOUT of upper level control chip, is used in reference to whether be shown in the cascade data bag that collects on the clock signal effective.
The nineteen pin of described control chip 100, promptly PIN19 is also referred to as DIN3, is connected with DOUT3 in the upper level control chip, as the 4th passage of cascade data bag input.
The 20 pin of described control chip 100, promptly PIN20 is also referred to as DIN2, is connected with DOUT2 in the upper level control chip, as the 3rd passage of cascade data bag input.
The 21 pin of described control chip 100, promptly PIN21 is also referred to as DIN1, is connected with DOUT1 in the upper level control chip, as second passage of cascade data bag input.
The 22 pin of described control chip 100, promptly PIN22 is also referred to as DIN0, is connected with DOUT0 in the upper level control chip, as first passage of cascade data bag input.
The 23 pin of described control chip 100, promptly PIN23 is also referred to as CLKIN, is connected with CLKOUT in the upper level control chip, as the input of cascade clock.
The 24 pin of described control chip 100, promptly PIN24 is used to connect power supply as the Vcc end.
The 25 pin of described control chip 100, promptly PIN25 is also referred to as ERRIN, is connected with constant-current driven chip, as the Trouble Report passage, when there is fault in described chip for driving, reports this fault to described control chip.
The 26 pin of described control chip 100, promptly PIN26 is also referred to as SDC, and is connected in series with the 3rd group of constant-current driven chip, is used for to its transmission data.
The 27 pin of described control chip 100, i.e. PIN27, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The 28 pin of described control chip 100, i.e. PIN28, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The second nineteen pin of described control chip 100, promptly PIN29 is also referred to as SYNC, as the output of the synchronizing signal of testing usefulness.
The 30 pin of described control chip 100, i.e. PIN30, its same substrate connects, and is used for ground connection, is also referred to as the GND end.
The 31 pin of described control chip 100, promptly PIN30 is also referred to as SETDCI, is used to be provided with the validity of four data passages of cascade, i.e. and in four data passages of cascade, which several passage is effective.
The 32 pin of described control chip 100, promptly PIN32 is also referred to as SDD, and is connected in series with the 4th group of constant-current driven chip, is used for to its transmission data.
The 33 pin of described control chip 100, i.e. PIN33, described PIN33 is defined as the Global Asynchronous reset terminal, just the RESETB end.
The 34 pin of described control chip 100, i.e. PIN34 as the cascade system output terminal of clock, is connected with CLKIN in the next stage control chip, is used for the chip for driving transmit clock signal to cascade, is also referred to as the CLKOUT end.
The 35 pin of described control chip 100, promptly PIN35 is called DOUT0, is connected with the next stage control chip, as first passage to next stage control chip output cascade packet.
The 36 pin of described control chip 100, promptly PIN36 is called DOUT1, is connected with the next stage control chip, as second passage to next stage control chip output cascade packet.
For example, as shown in Figure 2, the described control chip of present embodiment, the 3rd pin 3 of control chip 100, be DOUT2, the 4th pin 4, i.e. DOUT3, the 35 pin 35, i.e. DOUT0 and the 36 pin 36, be DOUT1, these several pins are all as the output channel of cascade data; Nineteen pin one 9, i.e. DIN3, the 20 pin two 0, i.e. DIN2, the 21 pin two 1, i.e. DIN1 and the 22 pin two 2, i.e. DIN0, these several pins are all as the input channel of cascade data.
For example, when cascade data is the single line transmission, for described the 3rd pin 3, be DOUT2, described the 4th pin 4, i.e. DOUT3, described the 35 pin 35, i.e. DOUT0 and described the 36 pin 36, be DOUT1, three pins that can be provided with wherein are ground connection or standby; And three pins that can be provided with wherein are ground connection or standby.
Should be understood that, for those of ordinary skills, can be improved according to the above description or conversion, and all these improvement and conversion all should belong to the protection range of claims of the present invention.
Claims (8)
1, a kind of control chip of LED display, it comprises a packaging body, encapsulation is provided with control circuit, substrate and pad in the described packaging body, described packaging body surface is provided with mark, it is characterized in that: with the described starting point that is labeled as, draw 36 pins from the side of two symmetries of described packaging body
First pin as the Vcc end, is used to connect power supply;
Second pin is connected with substrate, as earth terminal;
The 3rd pin is as the 3rd passage of output cascade data;
The 4th pin is as the 4th passage of output cascade data;
The 5th pin is surrounded by the output of imitating the output index signal as cascade data;
The 6th pin is as the test data input channel;
The 7th pin is used to be provided with the highest order of capable gating signal;
The 8th pin is used for the data to the first group of chip for driving that is connected;
The 9th pin is used to export serial clock;
The tenth pin is connected with substrate, is used for ground connection;
The 11 pin is used for the output latch signal;
The 12 pin is used for to the chip for driving output enable signal that connects;
The 13 pin as the Vcc end, is used to connect power supply;
The 14 pin is used for to the second group of chip for driving dateout that is connected;
The 15 pin is used for when there is fault in control chip, makes the indication LED lamp luminous;
The 16 pin is used for the pattern of the output clock of cascade system is provided with;
The 17 pin is as the output channel of up test packet;
The 18 pin is used in reference to the validity that is shown in the cascade data bag that collects on the clock signal;
The nineteen pin is as the 4th passage of cascade data input;
The 20 pin is as the 3rd passage of cascade data input;
The 21 pin is as second passage of cascade data input;
The 22 pin is as first passage of cascade data input;
The 23 pin is used for the input of cascade system clock;
The 24 pin as the Vcc end, is used to connect power supply;
The 25 pin as the Trouble Report passage, when being used to work as the chip for driving that is connected and having fault, reports this fault to described control chip;
The 26 pin is used for to the 3rd group of chip for driving dateout that is connected;
The 27 pin is connected with substrate, is used for ground connection;
The 28 pin is connected with substrate, is used for ground connection;
The second nineteen pin is used to test the output of the synchronizing signal of usefulness;
The 30 pin is connected with substrate, is used for ground connection;
The 31 pin is used to be provided with the validity of four data passages of cascade;
The 32 pin is used for to the 4th group of chip for driving transmission data that connected;
The 33 pin is as the Global Asynchronous reset terminal;
The 34 pin is used for the chip for driving transmit clock signal to cascade;
The 35 pin is as first passage of output cascade data;
The 36 pin is as second passage of output cascade data.
2, control chip according to claim 1 is characterized in that: described mark is positioned on any corner at the front surface of described packaging body or the back side.
3, control chip according to claim 2 is characterized in that: mark is set to printed layers, convexity layer or recessed layer.
4, control chip according to claim 3 is characterized in that: describedly be labeled as circle, square, star, triangle, regular polygon or its combination.
5, control chip according to claim 1 is characterized in that: described packaging body is a kind of in rhombus, the square or rectangular.
6, control chip according to claim 1 is characterized in that: each pin is with the described starting point that is labeled as, and by counterclockwise or clockwise direction, order is distributed on the side of two symmetries of described packaging body.
7, control chip according to claim 6 is characterized in that: each pin is distributed on the side of two symmetries of described packaging body.
8, control chip according to claim 1 is characterized in that: three pins that are provided with in described the 3rd pin, described the 4th pin, described the 35 pin and described the 36 pin are ground connection or standby; And three pins that are provided with in described the 18 pin, described nineteen pin, the 20 pin and the 21 pin are ground connection or standby; Be used for single line transmission cascade data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2008201240731U CN201355608Y (en) | 2008-12-02 | 2008-12-02 | Control chip of LED display screen |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2008201240731U CN201355608Y (en) | 2008-12-02 | 2008-12-02 | Control chip of LED display screen |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201355608Y true CN201355608Y (en) | 2009-12-02 |
Family
ID=41411951
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU2008201240731U Expired - Fee Related CN201355608Y (en) | 2008-12-02 | 2008-12-02 | Control chip of LED display screen |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201355608Y (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102800283A (en) * | 2012-08-24 | 2012-11-28 | 深圳市易事达电子有限公司 | LED drive chip |
-
2008
- 2008-12-02 CN CNU2008201240731U patent/CN201355608Y/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102800283A (en) * | 2012-08-24 | 2012-11-28 | 深圳市易事达电子有限公司 | LED drive chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN203644371U (en) | LED display unit panel and LED display screen | |
| CN201057579Y (en) | Spacing matrix illuminating stereo display device | |
| CN105207712A (en) | Multi-channel parallel test system and method for optical modules | |
| CN101325625A (en) | System, apparatus and method for testing remote handset | |
| CN201838296U (en) | Automatic dead pixel detecting device of LED (light-emitting diode) display | |
| CN107830990A (en) | A kind of automatic optical detecting system based on FPGA platform | |
| CN102867482A (en) | Dot matrix LED (Light-Emitting Diode) screen module cascade configuration management method and device | |
| CN209328489U (en) | LED display module, display screen and display system with bad point detection | |
| CN103943069A (en) | LED lamp panel, LED display screen control card and LED display screen system | |
| CN207440315U (en) | A kind of photoelectric detection system | |
| CN201355608Y (en) | Control chip of LED display screen | |
| CN201355609Y (en) | Control chip of LED display screen | |
| CN202649402U (en) | Test system capable of automatically measuring temperature feature of batch crystal oscillators | |
| CN101664598A (en) | Photoelectric chessboard and use method thereof | |
| CN201355610Y (en) | Control chip of LED display screen | |
| CN106652888A (en) | LED display screen and scanning control circuit thereof | |
| CN201323044Y (en) | Control chip of LED display screen with 44 pins | |
| CN201323194Y (en) | Control chip of lighting emitting diode (LED) display screen | |
| CN201053588Y (en) | LED light source with LED arranged in specific style | |
| CN102445614A (en) | Universal signal routing system for electronic product function test | |
| CN203552658U (en) | 1/8 scanning LED display screen | |
| CN203300153U (en) | Ultrahigh-resolution-ratio LED splicing displaying system | |
| CN102097053A (en) | LED control system for automatically detecting resolution of units | |
| CN208969661U (en) | A kind of PCIE Riser converting system | |
| CN103152602B (en) | Method for measuring picture definition data of television |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091202 Termination date: 20131202 |