CN1955948A - 用于管理高速缓存数据的数字数据处理设备和方法 - Google Patents
用于管理高速缓存数据的数字数据处理设备和方法 Download PDFInfo
- Publication number
- CN1955948A CN1955948A CNA2006100942200A CN200610094220A CN1955948A CN 1955948 A CN1955948 A CN 1955948A CN A2006100942200 A CNA2006100942200 A CN A2006100942200A CN 200610094220 A CN200610094220 A CN 200610094220A CN 1955948 A CN1955948 A CN 1955948A
- Authority
- CN
- China
- Prior art keywords
- speed cache
- data
- cache
- formation
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (19)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/259,313 US20070094450A1 (en) | 2005-10-26 | 2005-10-26 | Multi-level cache architecture having a selective victim cache |
US11/259,313 | 2005-10-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1955948A true CN1955948A (zh) | 2007-05-02 |
CN100421088C CN100421088C (zh) | 2008-09-24 |
Family
ID=37986616
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006100942200A Expired - Fee Related CN100421088C (zh) | 2005-10-26 | 2006-06-27 | 用于管理高速缓存数据的数字数据处理设备和方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20070094450A1 (zh) |
CN (1) | CN100421088C (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103984647A (zh) * | 2013-02-08 | 2014-08-13 | 上海芯豪微电子有限公司 | 存储表替换方法 |
CN104750423A (zh) * | 2013-12-25 | 2015-07-01 | 中国科学院声学研究所 | 一种优化pcm内存写的方法和装置 |
CN103714015B (zh) * | 2008-05-30 | 2017-01-18 | 英特尔公司 | 减少来自侦听过滤器的后无效事务的方法、装置和*** |
CN108255598A (zh) * | 2016-12-28 | 2018-07-06 | 华耀(中国)科技有限公司 | 性能保证的虚拟化管理平台资源分配***及方法 |
CN109154912A (zh) * | 2016-06-13 | 2019-01-04 | 超威半导体公司 | 根据另一个高速缓存中条目的可用性替换高速缓存条目 |
CN112069090A (zh) * | 2016-09-06 | 2020-12-11 | 超威半导体公司 | 用于管理高速缓存层级结构的***和方法 |
CN117897690A (zh) * | 2021-08-31 | 2024-04-16 | 苹果公司 | 通知临界性的高速缓存策略 |
Families Citing this family (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7281092B2 (en) * | 2005-06-02 | 2007-10-09 | International Business Machines Corporation | System and method of managing cache hierarchies with adaptive mechanisms |
US7647452B1 (en) | 2005-11-15 | 2010-01-12 | Sun Microsystems, Inc. | Re-fetching cache memory enabling low-power modes |
US7516274B2 (en) * | 2005-11-15 | 2009-04-07 | Sun Microsystems, Inc. | Power conservation via DRAM access reduction |
US7899990B2 (en) * | 2005-11-15 | 2011-03-01 | Oracle America, Inc. | Power conservation via DRAM access |
US7934054B1 (en) | 2005-11-15 | 2011-04-26 | Oracle America, Inc. | Re-fetching cache memory enabling alternative operational modes |
US7873788B1 (en) | 2005-11-15 | 2011-01-18 | Oracle America, Inc. | Re-fetching cache memory having coherent re-fetching |
US7958312B2 (en) * | 2005-11-15 | 2011-06-07 | Oracle America, Inc. | Small and power-efficient cache that can provide data for background DMA devices while the processor is in a low-power state |
US7676633B1 (en) * | 2007-01-31 | 2010-03-09 | Network Appliance, Inc. | Efficient non-blocking storage of data in a storage server victim cache |
US7752395B1 (en) | 2007-02-28 | 2010-07-06 | Network Appliance, Inc. | Intelligent caching of data in a storage server victim cache |
US8959307B1 (en) | 2007-11-16 | 2015-02-17 | Bitmicro Networks, Inc. | Reduced latency memory read transactions in storage devices |
US20090157968A1 (en) * | 2007-12-12 | 2009-06-18 | International Business Machines Corporation | Cache Memory with Extended Set-associativity of Partner Sets |
US8484411B1 (en) * | 2007-12-31 | 2013-07-09 | Synopsys Inc. | System and method for improving access efficiency to a dynamic random access memory |
US8140771B2 (en) * | 2008-02-01 | 2012-03-20 | International Business Machines Corporation | Partial cache line storage-modifying operation based upon a hint |
US8250307B2 (en) * | 2008-02-01 | 2012-08-21 | International Business Machines Corporation | Sourcing differing amounts of prefetch data in response to data prefetch requests |
US8255635B2 (en) | 2008-02-01 | 2012-08-28 | International Business Machines Corporation | Claiming coherency ownership of a partial cache line of data |
US8117401B2 (en) * | 2008-02-01 | 2012-02-14 | International Business Machines Corporation | Interconnect operation indicating acceptability of partial data delivery |
US20090198910A1 (en) * | 2008-02-01 | 2009-08-06 | Arimilli Ravi K | Data processing system, processor and method that support a touch of a partial cache line of data |
US8108619B2 (en) | 2008-02-01 | 2012-01-31 | International Business Machines Corporation | Cache management for partial cache line operations |
US8266381B2 (en) | 2008-02-01 | 2012-09-11 | International Business Machines Corporation | Varying an amount of data retrieved from memory based upon an instruction hint |
US8347037B2 (en) * | 2008-10-22 | 2013-01-01 | International Business Machines Corporation | Victim cache replacement |
US8209489B2 (en) | 2008-10-22 | 2012-06-26 | International Business Machines Corporation | Victim cache prefetching |
US8898401B2 (en) * | 2008-11-07 | 2014-11-25 | Oracle America, Inc. | Methods and apparatuses for improving speculation success in processors |
US8806145B2 (en) * | 2008-11-07 | 2014-08-12 | Oracle America, Inc. | Methods and apparatuses for improving speculation success in processors |
US8499124B2 (en) * | 2008-12-16 | 2013-07-30 | International Business Machines Corporation | Handling castout cache lines in a victim cache |
US8225045B2 (en) * | 2008-12-16 | 2012-07-17 | International Business Machines Corporation | Lateral cache-to-cache cast-in |
US8117397B2 (en) * | 2008-12-16 | 2012-02-14 | International Business Machines Corporation | Victim cache line selection |
US8417903B2 (en) * | 2008-12-19 | 2013-04-09 | International Business Machines Corporation | Preselect list using hidden pages |
US8489819B2 (en) | 2008-12-19 | 2013-07-16 | International Business Machines Corporation | Victim cache lateral castout targeting |
US20100217952A1 (en) * | 2009-02-26 | 2010-08-26 | Iyer Rahul N | Remapping of Data Addresses for a Large Capacity Victim Cache |
US8949540B2 (en) * | 2009-03-11 | 2015-02-03 | International Business Machines Corporation | Lateral castout (LCO) of victim cache line in data-invalid state |
US8285939B2 (en) * | 2009-04-08 | 2012-10-09 | International Business Machines Corporation | Lateral castout target selection |
US8327073B2 (en) * | 2009-04-09 | 2012-12-04 | International Business Machines Corporation | Empirically based dynamic control of acceptance of victim cache lateral castouts |
US8312220B2 (en) * | 2009-04-09 | 2012-11-13 | International Business Machines Corporation | Mode-based castout destination selection |
US8347036B2 (en) * | 2009-04-09 | 2013-01-01 | International Business Machines Corporation | Empirically based dynamic control of transmission of victim cache lateral castouts |
US8117390B2 (en) * | 2009-04-15 | 2012-02-14 | International Business Machines Corporation | Updating partial cache lines in a data processing system |
US8140759B2 (en) * | 2009-04-16 | 2012-03-20 | International Business Machines Corporation | Specifying an access hint for prefetching partial cache block data in a cache hierarchy |
US8176254B2 (en) * | 2009-04-16 | 2012-05-08 | International Business Machines Corporation | Specifying an access hint for prefetching limited use data in a cache hierarchy |
US8566531B2 (en) * | 2009-08-21 | 2013-10-22 | Google Inc. | System and method of selectively caching information based on the interarrival time of requests for the same information |
US8665601B1 (en) | 2009-09-04 | 2014-03-04 | Bitmicro Networks, Inc. | Solid state drive with improved enclosure assembly |
US8447908B2 (en) | 2009-09-07 | 2013-05-21 | Bitmicro Networks, Inc. | Multilevel memory bus system for solid-state mass storage |
US8560804B2 (en) | 2009-09-14 | 2013-10-15 | Bitmicro Networks, Inc. | Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device |
US9189403B2 (en) | 2009-12-30 | 2015-11-17 | International Business Machines Corporation | Selective cache-to-cache lateral castouts |
US9235531B2 (en) * | 2010-03-04 | 2016-01-12 | Microsoft Technology Licensing, Llc | Multi-level buffer pool extensions |
US8712984B2 (en) | 2010-03-04 | 2014-04-29 | Microsoft Corporation | Buffer pool extension for database server |
US9465745B2 (en) | 2010-04-09 | 2016-10-11 | Seagate Technology, Llc | Managing access commands by multiple level caching |
US8478942B2 (en) | 2010-09-27 | 2013-07-02 | Advanced Micro Devices, Inc. | Method and apparatus for reducing processor cache pollution caused by aggressive prefetching |
TW201220048A (en) * | 2010-11-05 | 2012-05-16 | Realtek Semiconductor Corp | for enhancing access efficiency of cache memory |
US9372755B1 (en) | 2011-10-05 | 2016-06-21 | Bitmicro Networks, Inc. | Adaptive power cycle sequences for data recovery |
US9043669B1 (en) | 2012-05-18 | 2015-05-26 | Bitmicro Networks, Inc. | Distributed ECC engine for storage media |
US9552293B1 (en) | 2012-08-06 | 2017-01-24 | Google Inc. | Emulating eviction data paths for invalidated instruction cache |
US9361237B2 (en) * | 2012-10-18 | 2016-06-07 | Vmware, Inc. | System and method for exclusive read caching in a virtualized computing environment |
US9639466B2 (en) * | 2012-10-30 | 2017-05-02 | Nvidia Corporation | Control mechanism for fine-tuned cache to backing-store synchronization |
US20140181402A1 (en) * | 2012-12-21 | 2014-06-26 | Advanced Micro Devices, Inc. | Selective cache memory write-back and replacement policies |
US9423457B2 (en) | 2013-03-14 | 2016-08-23 | Bitmicro Networks, Inc. | Self-test solution for delay locked loops |
US9858084B2 (en) | 2013-03-15 | 2018-01-02 | Bitmicro Networks, Inc. | Copying of power-on reset sequencer descriptor from nonvolatile memory to random access memory |
US9875205B1 (en) | 2013-03-15 | 2018-01-23 | Bitmicro Networks, Inc. | Network of memory systems |
US9916213B1 (en) | 2013-03-15 | 2018-03-13 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US9798688B1 (en) | 2013-03-15 | 2017-10-24 | Bitmicro Networks, Inc. | Bus arbitration with routing and failover mechanism |
US9934045B1 (en) | 2013-03-15 | 2018-04-03 | Bitmicro Networks, Inc. | Embedded system boot from a storage device |
US10445239B1 (en) * | 2013-03-15 | 2019-10-15 | Bitmicro Llc | Write buffering |
US9501436B1 (en) | 2013-03-15 | 2016-11-22 | Bitmicro Networks, Inc. | Multi-level message passing descriptor |
US9720603B1 (en) | 2013-03-15 | 2017-08-01 | Bitmicro Networks, Inc. | IOC to IOC distributed caching architecture |
US9842024B1 (en) | 2013-03-15 | 2017-12-12 | Bitmicro Networks, Inc. | Flash electronic disk with RAID controller |
US9971524B1 (en) | 2013-03-15 | 2018-05-15 | Bitmicro Networks, Inc. | Scatter-gather approach for parallel data transfer in a mass storage system |
US9400617B2 (en) | 2013-03-15 | 2016-07-26 | Bitmicro Networks, Inc. | Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained |
US9734067B1 (en) * | 2013-03-15 | 2017-08-15 | Bitmicro Networks, Inc. | Write buffering |
US10489318B1 (en) | 2013-03-15 | 2019-11-26 | Bitmicro Networks, Inc. | Scatter-gather approach for parallel data transfer in a mass storage system |
US9672178B1 (en) | 2013-03-15 | 2017-06-06 | Bitmicro Networks, Inc. | Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system |
US9430386B2 (en) | 2013-03-15 | 2016-08-30 | Bitmicro Networks, Inc. | Multi-leveled cache management in a hybrid storage system |
KR20150019788A (ko) * | 2013-08-16 | 2015-02-25 | 에스케이하이닉스 주식회사 | 캐시 장치 및 그 제어 방법 |
KR102147356B1 (ko) * | 2013-09-30 | 2020-08-24 | 삼성전자 주식회사 | 캐시 메모리 시스템 및 그 동작방법 |
US9361233B2 (en) * | 2013-12-20 | 2016-06-07 | Intel Corporation | Method and apparatus for shared line unified cache |
US10055150B1 (en) | 2014-04-17 | 2018-08-21 | Bitmicro Networks, Inc. | Writing volatile scattered memory metadata to flash device |
US10042792B1 (en) | 2014-04-17 | 2018-08-07 | Bitmicro Networks, Inc. | Method for transferring and receiving frames across PCI express bus for SSD device |
US9811461B1 (en) | 2014-04-17 | 2017-11-07 | Bitmicro Networks, Inc. | Data storage system |
US9952991B1 (en) | 2014-04-17 | 2018-04-24 | Bitmicro Networks, Inc. | Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation |
US10025736B1 (en) | 2014-04-17 | 2018-07-17 | Bitmicro Networks, Inc. | Exchange message protocol message transmission between two devices |
US10078604B1 (en) | 2014-04-17 | 2018-09-18 | Bitmicro Networks, Inc. | Interrupt coalescing |
CN105814548B (zh) * | 2014-07-14 | 2019-02-12 | 上海兆芯集成电路有限公司 | 具有使用不同编索引方案的主高速缓存器和溢出高速缓存器的高速缓存器*** |
KR20160065773A (ko) * | 2014-10-08 | 2016-06-09 | 비아 얼라이언스 세미컨덕터 씨오., 엘티디. | 1차 캐시와 오버플로 선입 선출 캐시를 구비하는 캐시 시스템 |
US9558117B2 (en) | 2015-01-15 | 2017-01-31 | Qualcomm Incorporated | System and method for adaptive implementation of victim cache mode in a portable computing device |
US9690710B2 (en) | 2015-01-15 | 2017-06-27 | Qualcomm Incorporated | System and method for improving a victim cache mode in a portable computing device |
US10013353B2 (en) * | 2015-02-23 | 2018-07-03 | Red Hat, Inc. | Adaptive optimization of second level cache |
US10606795B2 (en) * | 2015-06-18 | 2020-03-31 | Netapp, Inc. | Methods for managing a buffer cache and devices thereof |
JP6451538B2 (ja) * | 2015-07-22 | 2019-01-16 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
US9996470B2 (en) | 2015-08-28 | 2018-06-12 | Netapp, Inc. | Workload management in a global recycle queue infrastructure |
US9836406B2 (en) * | 2015-12-22 | 2017-12-05 | Oracle International Corporation | Dynamic victim cache policy |
WO2017190266A1 (zh) * | 2016-05-03 | 2017-11-09 | 华为技术有限公司 | 管理转址旁路缓存的方法和多核处理器 |
US20180052778A1 (en) * | 2016-08-22 | 2018-02-22 | Advanced Micro Devices, Inc. | Increase cache associativity using hot set detection |
US10552050B1 (en) | 2017-04-07 | 2020-02-04 | Bitmicro Llc | Multi-dimensional computer storage system |
US10606752B2 (en) * | 2017-11-06 | 2020-03-31 | Samsung Electronics Co., Ltd. | Coordinated cache management policy for an exclusive cache hierarchy |
CN109032964A (zh) * | 2018-07-02 | 2018-12-18 | 京东方科技集团股份有限公司 | 缓存替换方法及其装置、异构多核*** |
US11609858B2 (en) * | 2018-12-26 | 2023-03-21 | Samsung Electronics Co., Ltd. | Bypass predictor for an exclusive last-level cache |
US11113207B2 (en) * | 2018-12-26 | 2021-09-07 | Samsung Electronics Co., Ltd. | Bypass predictor for an exclusive last-level cache |
US11403229B2 (en) * | 2019-05-24 | 2022-08-02 | Texas Instruments Incorporated | Methods and apparatus to facilitate atomic operations in victim cache |
US11586564B2 (en) * | 2020-11-25 | 2023-02-21 | Samsung Electronics Co., Ltd | Head of line entry processing in a buffer memory device |
US11768778B2 (en) * | 2021-09-30 | 2023-09-26 | Advanced Micro Devices, Inc. | Re-reference indicator for re-reference interval prediction cache replacement policy |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6047357A (en) * | 1995-01-27 | 2000-04-04 | Digital Equipment Corporation | High speed method for maintaining cache coherency in a multi-level, set associative cache hierarchy |
US5706467A (en) * | 1995-09-05 | 1998-01-06 | Emc Corporation | Sequential cache management system utilizing the establishment of a microcache and managing the contents of such according to a threshold comparison |
US6038645A (en) * | 1996-08-28 | 2000-03-14 | Texas Instruments Incorporated | Microprocessor circuits, systems, and methods using a combined writeback queue and victim cache |
US6185658B1 (en) * | 1997-12-17 | 2001-02-06 | International Business Machines Corporation | Cache with enhanced victim selection using the coherency states of cache lines |
US6141733A (en) * | 1998-02-17 | 2000-10-31 | International Business Machines Corporation | Cache coherency protocol with independent implementation of optimized cache operations |
US6345339B1 (en) * | 1998-02-17 | 2002-02-05 | International Business Machines Corporation | Pseudo precise I-cache inclusivity for vertical caches |
US6397296B1 (en) * | 1999-02-19 | 2002-05-28 | Hitachi Ltd. | Two-level instruction cache for embedded processors |
US6823428B2 (en) * | 2002-05-17 | 2004-11-23 | International Business | Preventing cache floods from sequential streams |
US7076611B2 (en) * | 2003-08-01 | 2006-07-11 | Microsoft Corporation | System and method for managing objects stored in a cache |
US20060179231A1 (en) * | 2005-02-07 | 2006-08-10 | Advanced Micron Devices, Inc. | System having cache memory and method of accessing |
-
2005
- 2005-10-26 US US11/259,313 patent/US20070094450A1/en not_active Abandoned
-
2006
- 2006-06-27 CN CNB2006100942200A patent/CN100421088C/zh not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103714015B (zh) * | 2008-05-30 | 2017-01-18 | 英特尔公司 | 减少来自侦听过滤器的后无效事务的方法、装置和*** |
CN103984647A (zh) * | 2013-02-08 | 2014-08-13 | 上海芯豪微电子有限公司 | 存储表替换方法 |
CN103984647B (zh) * | 2013-02-08 | 2017-07-21 | 上海芯豪微电子有限公司 | 存储表替换方法 |
CN104750423A (zh) * | 2013-12-25 | 2015-07-01 | 中国科学院声学研究所 | 一种优化pcm内存写的方法和装置 |
CN104750423B (zh) * | 2013-12-25 | 2018-01-30 | 中国科学院声学研究所 | 一种优化pcm内存写的方法和装置 |
CN109154912A (zh) * | 2016-06-13 | 2019-01-04 | 超威半导体公司 | 根据另一个高速缓存中条目的可用性替换高速缓存条目 |
CN109154912B (zh) * | 2016-06-13 | 2024-01-12 | 超威半导体公司 | 根据另一个高速缓存中条目的可用性替换高速缓存条目 |
CN112069090A (zh) * | 2016-09-06 | 2020-12-11 | 超威半导体公司 | 用于管理高速缓存层级结构的***和方法 |
CN108255598A (zh) * | 2016-12-28 | 2018-07-06 | 华耀(中国)科技有限公司 | 性能保证的虚拟化管理平台资源分配***及方法 |
CN117897690A (zh) * | 2021-08-31 | 2024-04-16 | 苹果公司 | 通知临界性的高速缓存策略 |
Also Published As
Publication number | Publication date |
---|---|
CN100421088C (zh) | 2008-09-24 |
US20070094450A1 (en) | 2007-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100421088C (zh) | 用于管理高速缓存数据的数字数据处理设备和方法 | |
CN1306420C (zh) | 利用永久历史页表数据预取数据到高速缓存的装置和方法 | |
US5717893A (en) | Method for managing a cache hierarchy having a least recently used (LRU) global cache and a plurality of LRU destaging local caches containing counterpart datatype partitions | |
TWI238935B (en) | Reconfigurable cache controller for nonuniform memory access computer systems | |
US8843706B2 (en) | Memory management among levels of cache in a memory hierarchy | |
US8230179B2 (en) | Administering non-cacheable memory load instructions | |
US6965969B2 (en) | Non-uniform cache apparatus, systems, and methods | |
US7200713B2 (en) | Method of implementing off-chip cache memory in dual-use SRAM memory for network processors | |
JP3197866B2 (ja) | キャッシュの操作を改良する方法及びコンピュータ・システム | |
JP4006436B2 (ja) | 種々のキャッシュ・レベルにおける連想セットの重畳一致グループを有するマルチレベル・キャッシュ | |
US9612975B2 (en) | Page cache device and method for efficient mapping | |
US9563568B2 (en) | Hierarchical cache structure and handling thereof | |
US20100325374A1 (en) | Dynamically configuring memory interleaving for locality and performance isolation | |
US8185692B2 (en) | Unified cache structure that facilitates accessing translation table entries | |
CN1352771A (zh) | 改进虚拟存储器***存取性能的技术 | |
CN110362506B (zh) | 高速缓存存储器及其中实现的方法 | |
CN1685320A (zh) | 具有储存远程快取存在信息的处理器高速缓存的计算机*** | |
JP2000298659A (ja) | コンプリート・アンド・コンサイス・リモート(ccr)ディレクトリ | |
CN101063957A (zh) | 管理锁定的高速缓冲存储器中的组替换的***和方法 | |
CN1320464C (zh) | 用于维持共享高速缓存一致性的方法和设备 | |
CN1896972A (zh) | 用于虚实地址变换及读写高速缓冲存储器的方法及装置 | |
CN100590612C (zh) | 数据处理***和高速缓存替换方法 | |
JP2008512758A (ja) | 仮想アドレス・キャッシュに格納されたデータを共用する仮想アドレス・キャッシュ及び方法 | |
US20020108021A1 (en) | High performance cache and method for operating same | |
US20120210070A1 (en) | Non-blocking data move design |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: IBM (CHINA) CO., LTD. Free format text: FORMER OWNER: INTERNATIONAL BUSINESS MACHINES CORP. Effective date: 20101028 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: ARMONK, NEW YORK, UNITED STATES TO: 201203 7/F, BUILDING 10, ZHANGJIANG INNOVATION PARK, NO.399, KEYUAN ROAD, ZHANGJIANG HIGH-TECH PARK, PUDONG NEW DISTRICT, SHANGHAI, CHINA |
|
TR01 | Transfer of patent right |
Effective date of registration: 20101028 Address after: 201203 Chinese Shanghai Pudong New Area Zhang Jiang high tech Park Keyuan Road No. 399 Zhang Jiang Innovation Park Building No. 10 7 floor Patentee after: International Business Machines (China) Co., Ltd. Address before: New York grams of Armand Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080924 Termination date: 20170627 |
|
CF01 | Termination of patent right due to non-payment of annual fee |