CN1828865A - 超大规模集成电路设计中保持时间快速收敛的方法 - Google Patents
超大规模集成电路设计中保持时间快速收敛的方法 Download PDFInfo
- Publication number
- CN1828865A CN1828865A CN 200510052691 CN200510052691A CN1828865A CN 1828865 A CN1828865 A CN 1828865A CN 200510052691 CN200510052691 CN 200510052691 CN 200510052691 A CN200510052691 A CN 200510052691A CN 1828865 A CN1828865 A CN 1828865A
- Authority
- CN
- China
- Prior art keywords
- cell
- design
- timing
- path
- report
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 44
- 238000013461 design Methods 0.000 title claims abstract description 39
- 230000008439 repair process Effects 0.000 claims abstract description 26
- 230000014759 maintenance of location Effects 0.000 claims abstract description 6
- 238000003780 insertion Methods 0.000 claims description 8
- 230000037431 insertion Effects 0.000 claims description 8
- 230000000694 effects Effects 0.000 claims description 3
- 238000012795 verification Methods 0.000 abstract 1
- 230000008569 process Effects 0.000 description 18
- 238000005457 optimization Methods 0.000 description 12
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005100526910A CN100394579C (zh) | 2005-03-03 | 2005-03-03 | 超大规模集成电路设计中保持时间快速收敛的方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005100526910A CN100394579C (zh) | 2005-03-03 | 2005-03-03 | 超大规模集成电路设计中保持时间快速收敛的方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1828865A true CN1828865A (zh) | 2006-09-06 |
CN100394579C CN100394579C (zh) | 2008-06-11 |
Family
ID=36947147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005100526910A Active CN100394579C (zh) | 2005-03-03 | 2005-03-03 | 超大规模集成电路设计中保持时间快速收敛的方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100394579C (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102436525A (zh) * | 2011-10-27 | 2012-05-02 | 西安华芯半导体有限公司 | 一种集成电路设计过程中多节点并行自动修复保持时间违例的方法 |
CN102456087A (zh) * | 2010-11-03 | 2012-05-16 | 上海华虹集成电路有限责任公司 | 一种建立时序修复方法 |
CN102508975A (zh) * | 2011-11-15 | 2012-06-20 | 华东师范大学 | 一种互连延迟寄生参数的分析方法 |
CN104714842A (zh) * | 2013-12-17 | 2015-06-17 | 北京华大九天软件有限公司 | 一种调整时钟路径延迟来修复时序违反的方法 |
CN104992032A (zh) * | 2015-07-22 | 2015-10-21 | 杭州宙其科技有限公司 | 一种多电压域设计中保持时间的修正方法 |
CN107798207A (zh) * | 2017-12-13 | 2018-03-13 | 嘉兴倚韦电子科技有限公司 | 集成电路半定制后端设计eco设计方法 |
CN108170956A (zh) * | 2017-12-28 | 2018-06-15 | 佛山中科芯蔚科技有限公司 | 一种保持时间的时序签核方法及装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6700978B2 (en) * | 2000-09-08 | 2004-03-02 | Intel Corporation | Method and apparatus for fast converging affine projection based echo canceller |
-
2005
- 2005-03-03 CN CNB2005100526910A patent/CN100394579C/zh active Active
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102456087A (zh) * | 2010-11-03 | 2012-05-16 | 上海华虹集成电路有限责任公司 | 一种建立时序修复方法 |
CN102456087B (zh) * | 2010-11-03 | 2013-12-04 | 上海华虹集成电路有限责任公司 | 一种建立时序修复方法 |
CN102436525A (zh) * | 2011-10-27 | 2012-05-02 | 西安华芯半导体有限公司 | 一种集成电路设计过程中多节点并行自动修复保持时间违例的方法 |
CN102436525B (zh) * | 2011-10-27 | 2014-10-15 | 西安华芯半导体有限公司 | 一种集成电路设计过程中多节点并行自动修复保持时间违例的方法 |
CN102508975A (zh) * | 2011-11-15 | 2012-06-20 | 华东师范大学 | 一种互连延迟寄生参数的分析方法 |
CN104714842A (zh) * | 2013-12-17 | 2015-06-17 | 北京华大九天软件有限公司 | 一种调整时钟路径延迟来修复时序违反的方法 |
CN104714842B (zh) * | 2013-12-17 | 2018-04-13 | 北京华大九天软件有限公司 | 一种调整时钟路径延迟来修复时序违反的方法 |
CN104992032A (zh) * | 2015-07-22 | 2015-10-21 | 杭州宙其科技有限公司 | 一种多电压域设计中保持时间的修正方法 |
CN104992032B (zh) * | 2015-07-22 | 2017-11-07 | 杭州宙其科技有限公司 | 一种多电压域设计中保持时间的修正方法 |
CN107798207A (zh) * | 2017-12-13 | 2018-03-13 | 嘉兴倚韦电子科技有限公司 | 集成电路半定制后端设计eco设计方法 |
CN108170956A (zh) * | 2017-12-28 | 2018-06-15 | 佛山中科芯蔚科技有限公司 | 一种保持时间的时序签核方法及装置 |
Also Published As
Publication number | Publication date |
---|---|
CN100394579C (zh) | 2008-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1828865A (zh) | 超大规模集成电路设计中保持时间快速收敛的方法 | |
US6523156B2 (en) | Apparatus and methods for wire load independent logic synthesis and timing closure with constant replacement delay cell libraries | |
CN1440533A (zh) | 用于集成电路检验的高精度计时模型 | |
CN101051332A (zh) | 一种soc芯片***级验证***及方法 | |
US8453093B2 (en) | Alignment net insertion for straightening the datapath in a force-directed placer | |
Chang et al. | Automating post-silicon debugging and repair | |
US6950998B1 (en) | Place-and-route with power analysis | |
US20070157140A1 (en) | Method and computer program product for trimming the analysis of physical layout versus schematic design comparison | |
CN112100959A (zh) | 基于eda工具的时序分析方法、装置及存储介质 | |
US8495535B2 (en) | Partitioning and scheduling uniform operator logic trees for hardware accelerators | |
CN112270148A (zh) | 一种门级网表生成方法及相关装置 | |
CN100342381C (zh) | 集成电路设计和整合方法 | |
US20120066654A1 (en) | Stability-dependent spare cell insertion | |
US8954915B2 (en) | Structured placement of hierarchical soft blocks during physical synthesis of an integrated circuit | |
US20120054707A1 (en) | Cone-aware spare cell placement using hypergraph connectivity analysis | |
TW200837591A (en) | Circuit-design-modifying method executable in computer system | |
US20080295057A1 (en) | Method for determining a standard cell for ic design | |
Rohfleisch et al. | Reducing power dissipation after technology mapping by structural transformations | |
CN1305127C (zh) | 用去耦合电容实现集成电路供电网络噪声优化的快速方法 | |
CN1539113A (zh) | 层次集成电路设计和分析***中对子模块设计的表达 | |
Tojo et al. | Exact and fast L1 cache simulation for embedded systems | |
CN1737806A (zh) | 直接根据标准单元库器件生成门控时钟单元的方法 | |
CN101561833B (zh) | 专用指令集处理器的设计方法 | |
US20100257499A1 (en) | Techniques for fast area-efficient incremental physical synthesis | |
US7949509B2 (en) | Method and tool for generating simulation case for IC device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: INST OF MICROELECTRONICS, C. A. S Effective date: 20130419 Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHA Free format text: FORMER OWNER: INST OF MICROELECTRONICS, C. A. S Effective date: 20130419 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 100029 CHAOYANG, BEIJING TO: 201203 PUDONG NEW AREA, SHANGHAI |
|
TR01 | Transfer of patent right |
Effective date of registration: 20130419 Address after: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18 Patentee after: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) Corp. Patentee after: Institute of Microelectronics of the Chinese Academy of Sciences Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences |