CN1790267A - Virtual machine compiling system implementation method applied in Java operation system - Google Patents
Virtual machine compiling system implementation method applied in Java operation system Download PDFInfo
- Publication number
- CN1790267A CN1790267A CN 200510061993 CN200510061993A CN1790267A CN 1790267 A CN1790267 A CN 1790267A CN 200510061993 CN200510061993 CN 200510061993 CN 200510061993 A CN200510061993 A CN 200510061993A CN 1790267 A CN1790267 A CN 1790267A
- Authority
- CN
- China
- Prior art keywords
- layer
- program
- compiling
- code
- optimization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 238000005457 optimization Methods 0.000 claims description 65
- 238000012545 processing Methods 0.000 claims description 32
- 230000008569 process Effects 0.000 claims description 20
- 230000006870 function Effects 0.000 claims description 15
- 230000007246 mechanism Effects 0.000 claims description 4
- FFBHFFJDDLITSX-UHFFFAOYSA-N benzyl N-[2-hydroxy-4-(3-oxomorpholin-4-yl)phenyl]carbamate Chemical compound OC1=C(NC(=O)OCC2=CC=CC=C2)C=CC(=C1)N1CCOCC1=O FFBHFFJDDLITSX-UHFFFAOYSA-N 0.000 claims 1
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 238000002054 transplantation Methods 0.000 abstract description 2
- 238000013461 design Methods 0.000 description 3
- 238000012913 prioritisation Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012856 packing Methods 0.000 description 2
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Landscapes
- Devices For Executing Special Programs (AREA)
Abstract
The invention discloses a realization method of equipment support in the Java operation system, which is characterized by the following: taking Java language as the main language and compile language as auxiliary language; adapting four-layer system frame: virtual processing layer, datum compiling layer, optimum compiling layer and compiling layer compiler; setting the object code of operation platform as the terminal compiling result; selecting the optimum compiling within execution speed and virtual set itself efficiency; making the program reach the optimum. The invention improves the hardware operating speed in the Java operation system, which is beneficial to do platform transplantation.
Description
Technical field
The present invention relates to Java Virtual Machine design field, compiler design field, and the embedded device platform is to the solution of Java support.
Background technology
At present, realize that the Java platform mainly contains three kinds of modes:
Java Virtual Machine: operate on the existing operating system with virtual machine, realize the operation of java applet.This mode is because characteristics such as it is simple and easy, low-costs, is now the most frequently used a kind of.
Java operating system: this mode is divided into two kinds again: Java Virtual Machine is integrated into existing operating system 1.; 2 exploitations are a kind of brand-new independently based on the operating system of Java.This mode has been saved communication and the scheduling of virtual machine to that one deck of operating system, thereby than the efficient raising of the mode of virtual machine.But it also is very large developing a brand-new operating system and relevant support (comprising driver support and application software support) cost is provided.
The Java chip: this mode has been integrated into the framework of this software of operating system among the chip, perhaps makes a brand-new Java special chip.Because adopt hardware mode to solve the problem of software, the performance of this mode all has bigger lifting for more preceding two kinds, but shortcoming also is conspicuous: the cross-platform characteristic of having lost Java.
As can be seen, first kind of platform and second kind of platform all will depend on the support of Java Virtual Machine.And the core of Java Virtual Machine---it is exactly in fact a compiling mechanism to carry out engine.
Carry out engine in traditional Java Virtual Machine and mostly adopt implementation strategies such as explanation, instant compiling, adaptive optimization.Its compiled system has adopted common one-level compiling/explanation, and control concrete executive mode by carrying out engine, can not give full play to the effect of compiled system, though and instant technique of compiling makes the java program speed greatly improve, but this technology is still a kind of interpretation process, so still be slower than the speed of compiling type program.
Summary of the invention
In order to obtain better code compile performance, code execution performance, in order to improve the execution efficient of Java Virtual Machine, for a more excellent embedded Java supporting platform is provided, the object of the present invention is to provide the compiled system implementation method of virtual machine in a kind of Java of being applied to operating system
The technical scheme that technical solution problem of the present invention is adopted is:
1, a kind of compiled system implementation method that is applied to virtual machine in the Java operating system is characterized in that:
1) four layer architectures and function:
Empty processing layer C1: externally handle the compiling and interpreting task, internally be responsible for the code pre-service;
Benchmark compiling layer C2: program is compiled first, do simply to optimize, to satisfy the needs that program is carried out fast;
Optimize compiling layer C3: generating height optimization and the quick intermediate code of carrying out, select compiling again targetedly, is that program reaches local optimum;
Compilation layer assembler: the object code that intermediate code is assembled into local platform;
Between layer and the layer common upwards being responsible for layer by layer, but a relation in length and breadth, four layer architectures had both guaranteed the compatibility to existing java program: empty processing layer, benchmark compiling layer, the running environment that compiling layer has guaranteed existing java program of optimizing; Satisfied the purpose that program is carried out fast and specific aim is optimized again: the compilation layer compiles compilation to middle code, finally generates local binary object code;
2) compile optimization process
1. when program compiles first, performing step
Compiling first: refer to that program's source code is compiled as the process of local object code for the first time;
I. program enters empty processing layer C1 and carries out pre-service, and empty processing layer C1 is that each method that will be compiled, function, the variable in the program generates essential information, and the writing information table guarantees that manner of execution compiles in advance, thereby reduces the loss of compilation time;
II. call benchmark compiling layer C2, utilize the program essential information that has generated in the information table, program is made fast processing, do the irrelevant optimization of machine, for program is distributed register, thereby realize the intermediate code of compiling generating routine fast, at last with optimization information and intermediate code writing information table;
III. the intermediate code in the information table outputs to compilation layer assembler, and intermediate code is assembled into object code;
2. when the program secondary compiles, performing step
Secondary compiling: refer to when program when target platform moves, operating system dynamic tracing program implementation status is added up, and according to optimization mechanism, calls compiler in good time, work compilation process again;
I. operating system is submitted to empty processing layer C1 with the information of working procedure, and empty processing layer C1 is read into internal memory with its information table for the program generation of original compiler;
II. call and optimize compiling layer C3, optimize compiling layer C3 and read information table, extract original essential information, optimization information and intermediate code, utilize the operating system statistics to take the relevant optimization of machine, regenerate the intermediate code of program, at last with optimization information and intermediate code writing information table;
III. the intermediate code in the information table outputs to compilation layer assembler, and intermediate code is assembled into object code;
In the program in future was carried out, compiler can be called often, repeated the process of secondary compiling, working procedure was done repeatedly to optimize targetedly, to reach the optimum of working procedure.
The beneficial effect that the present invention has is: at first, the design of multilayer compiled system, demonstrate fully the unique advantage of modularization, security, portable aspect, had a high reusability in very high safety in operation and the performance history, greatly reduced multi-platform cost of development; Secondly, multilayer system has brought the selection of multiple compilation strategy, both considered to carry out the efficient that engine itself is carried out, improved the speed that object code is carried out again, improved the travelling speed of Java operating system on the whole, particularly under the hardware travelling speed of this class of embedded platform own is not very fast situation, have more obvious effects; Once more, this compiled system adopts hybrid language to realize, the assembly language of the Java of three first layers and last compilation layer.This mode has been given prominence to the advantage of Java language aspect modularization, security, dirigibility, also utilized simultaneously the power of assembly language, can also very help platform transplantation simultaneously at optimization aim code to a greater extent, convenient different commerce are used.Last the present invention introduces the compiler that assembler is done bottom, the work of compiling is mentioned when this diji is installed and being carried out, and the time cost when having avoided carrying out has been avoided the consumption of explanation bytecode when program run, thereby the moment that has guaranteed program is efficient, dynamic optimization.
Description of drawings
Accompanying drawing is a process flow diagram of the present invention.
Embodiment
The present invention comes layout according to above-mentioned four coating systems, and each layer is implemented as a functional module.To describe in detail with regard to body series below.
1) four layer architectures and function:
1. empty processing layer C1: externally handle the compiling and interpreting task, internally be responsible for the code pre-service.For each method that will be compiled of program generates an information table, information table is used for essential information, the optimization information of save routine, intermediate code.It guarantees that each method all compiled before carrying out, and avoids those methods that never were called to be repeated compiling, thereby reduces the loss of compilation time.In addition, empty processing layer C1 also is responsible for read-in programme prime information table when secondary compiles, and calls optimization compiling layer C3 and does further to optimize.Therefore, empty processing layer C1 does not carry out actual compiling work, neither a compiler independently.It mainly finishes some pre-service work, judges and selects other compilers of bottom to finish concrete compilation process.
2. benchmark compiling layer C2: the basis that is this compiler system, be responsible for the Java bytecode converted to intermediate code and call a compilation layer assembler as required generating local run time version, its target is to compile fast, do the irrelevant optimization of machine, finally produce rational fast target instruction code.
3. optimize compiling layer C3: the target instruction target word code that generates height optimization and carry out fast, optimizing compiling layer C3 is an optimization compiler, mainly carry out the code optimization relevant with machine, its target instruction target word code rather than compiler execution speed to generate height optimization and to carry out fast is as the target of self.
4. layer assembler collects: intermediate code is assembled into the target platform local code, and a compilation layer assembler has an independent parts of one's own in system, and it is assembled into the target platform local code with intermediate code.It is called by benchmark compiling layer C2 or optimization compiling layer C3 and executes the task.
Between layer and the layer common upwards being responsible for layer by layer, but a relation in length and breadth, four layer architectures had both guaranteed the compatibility to existing java program: empty processing layer, benchmark compiling layer, the running environment that compiling layer has guaranteed existing java program of optimizing; Satisfied the purpose that program is carried out fast and specific aim is optimized again: the compilation layer compiles compilation to middle code, finally generates local binary object code;
2) compile optimization process
1. when program compiles first, performing step
Compiling first: refer to that program's source code is compiled as the process of local object code for the first time;
I. program enters empty processing layer C1 and carries out pre-service, and empty processing layer C1 is that each method that will be compiled, function, the variable in the program generates an information table, guarantees that manner of execution compiles in advance, thereby reduces the loss of compilation time;
II. call benchmark compiling layer C2, utilize the program essential information that has generated in the information table, the bytecode of program is made fast processing, reduce its quantity (usually being 0) in the direct operation of carrying out of internal memory, but increase available register to 32,64 or 128 simultaneously, reduce its registers difficulty.Remove the expression formula that repeats in the code, if there is the value of a plurality of expression formulas identical, the 1st time the calculated value of preserving is also deleted double counting, can not arrive in the clear program and dead code, the high cost code in the program is replaced with the low-cost code, adopt the constant transmission method that the constant variable in the program is replaced with constant, loop code is carried out in circulation to be carried outward, reducing strength, optimization methods such as deletion induction variable are set up an image reactor stack and are eliminated a large amount of stack manipulations.The final intermediate code that forms.Doing the relevant optimization of machine, is that program is distributed register, thereby realizes the also intermediate code of generating routine of compiling fast, at last with optimization information and intermediate code writing information table;
III. the intermediate code in the information table outputs to the compilation layer, and intermediate code is assembled into the target platform local code;
2. when the program secondary compiles, performing step
Secondary compiling: refer to when program when target platform moves, operating system dynamic tracing program implementation status is added up, and according to optimization mechanism, calls compiler in good time, work compilation process again;
I. operating system is submitted to empty processing layer C1 with the information of working procedure, empty processing layer C1, just will compile its information table for the program generation originally and be read into internal memory if exist according to the information table of execution route search program, if there is no provide information, withdraw from optimization;
II. call and optimize compiling layer C3, optimize compiling layer C3 and read information table, take out essential information, optimization information, intermediate code in the information table, utilize the operating system statistics to take corresponding prioritization scheme, doing the relevant optimization of machine, is that program is distributed register, regenerates the intermediate code of program, with optimization information and intermediate code writing information table, the implementation of optimizing compiling layer C3 is divided into four steps at last:
1, obtains essential information, optimization information, intermediate code in the information table of packing into by empty processing layer C1;
2, carry out second time and optimize, promptly machine is relevant optimizes;
3, register is redistributed;
4, the intermediate code after optimization information and the optimization is write back to information table;
The 1st step, empty processing layer C1 read in information table, the essential information of fetch program, optimization information, intermediate code.Essential information in the information table, optimization information, intermediate code generate when program compiled last time, and wherein intermediate code had been done some optimizations, was done relevant the preservation in program, used during in order to the secondary compiling.Optimize compiling layer and judge whether to optimize, recompilate, or how to optimize, compile according to these information.
The 2nd step was optimized compiling layer C3 and on the basis of source code statement parameter is optimized replacement and eliminates dead code, the i.e. code that never can be performed, according to this machine characteristic do multiprocessor optimization, special instruction optimization, useless order is eliminated, statistics according to operating system, predict which bar branch most possibly moves, which process is often called and which the most frequent execution of partial code, adjust transfer organization, circulation and cross range code and minimize the working time of frequent operating part.
Its registers in the 3rd step, often calculating the variable reference number of times and the variable of high citation rate being put into register, for variable is redistributed obtainable machine register, the variable that utilization factor is lower moves into internal memory according to statistics.The code generation of final stage will be called compilation layer assembler the intermediate code after optimizing will be resolved, thereby generate the target run time version.
The 4th step with optimization information and the intermediate code after optimizing write back to information table, replaces original optimization information and intermediate code, and calls compilation layer.
III. intermediate code outputs to the compilation layer, intermediate code is collected once more, thus the target instruction target word code that generates height optimization and carry out fast
In the program in future was carried out, compiler can be called often, repeated the process of secondary compiling, working procedure was done repeatedly to optimize targetedly, to reach the optimum of operation code.
Process flow diagram of the present invention as shown in Figure 1, operating system is called compiler, and program is compiled.At first start the empty processing layer C1 of empty processing layer present procedure is carried out empty the processing, the first step judges that this program is to compile first, still secondary compiling, if compiling first, empty processing layer C1 is that program generates a unique information table, the essential information of the method for save routine, function, Chang Bianliang, otherwise the information table of load module.Secondly, after information table generates, if compiling first, call benchmark compiling layer C2, utilize the essential information in the information table, program is carried out optimizing with machine is irrelevant, thereby realize the quick finally intermediate code of generating routine in information table that compiles also, optimization information and intermediate code are write back to information table, if the secondary compiling, call optimization compiling layer C3 and read in information table, extract essential information, optimization information, intermediate code is optimized compiling C3 and is utilized statistics to take corresponding prioritization scheme, carries out relevant optimization with machine, regenerate the intermediate code of optimization information and program, optimization information in the replacement information table and original intermediate code; Order three goes on foot intermediate code and outputs to the compilation layer again, and intermediate code is assembled into the target platform local code.During program was afterwards carried out, this compiler can be called often, repeated the process of secondary compiling, working procedure was done repeatedly to optimize targetedly, to reach the optimum of operation code.
Embodiment
Existing program's source code A includes variable a, variable b, variable c, function a, function b, and method a, source code A submits to this compiler by operating system, after empty processing layer C1 obtains source code A, judges that source code A is compiling first, setting up information table T in internal memory, is variable a in table, variable b, variable c, function a, function b, method a sets up corresponding data structure Tva, Tvb, Tvc respectively, Tfuna, Tmetha calls benchmark compiling layer C2, true form A is made a series of machine-independent code optimizations, mva in information table T, mvb, mvc, mfuna, mmetha place registration variable a, variable b, variable c, function a, function b, optimization process mode that method a does and optimization index, promptly optimization information is compiled as intermediate code B at last, optimization information and intermediate code B writing information table T, and preserve, intermediate code B is submitted to compilation layer assembler, by compilation layer assembler intermediate code is compiled into final objective program in machine code C.
Program C can directly move in operating system after generating, in program C operational process, " hot-zone " in the operating system supervisory programme, and added up, after can optimizing the back, definite " hot-zone " code block starts this compiler, give empty processing layer C1 with statistical conditions and program information, empty processing layer C1 judges that this program is the secondary compiling, the information table T of the correspondence of packing into if do not find information table T, withdraws from compiler.Pack into to call after the success and optimize compiling layer C3, optimize compiling layer and read in essential information, optimization information, intermediate code B, with prioritization scheme middle code B is carried out the relevant optimization of machine according to statistical information, middle mva in information table T, mvb, mvc, mfuna, mmetha place registration variable a, variable b, variable c, function a, optimization process mode that function b, method a do and optimization index, it is optimization information, recompilate to intermediate code B,, and preserve optimization information and intermediate code B writing information table T, intermediate code is submitted to a compilation layer assembler, by compilation layer assembler intermediate code is compiled into object code program C after the final optimization pass.
Claims (1)
1, a kind of compiled system implementation method that is applied to virtual machine in the Java operating system is characterized in that:
1) four layer architectures and function:
Empty processing layer C1: externally handle the compiling and interpreting task, internally be responsible for the code pre-service;
Benchmark compiling layer C2: program is compiled first, do simply to optimize, to satisfy the needs that program is carried out fast;
Optimize compiling layer C3: generating height optimization and the quick intermediate code of carrying out, select compiling again targetedly, is that program reaches local optimum;
Compilation layer assembler: the object code that intermediate code is assembled into local platform;
Between layer and the layer common upwards being responsible for layer by layer, but a relation in length and breadth, four layer architectures had both guaranteed the compatibility to existing java program: empty processing layer, benchmark compiling layer, the running environment that compiling layer has guaranteed existing java program of optimizing; Satisfied the purpose that program is carried out fast and specific aim is optimized again: the compilation layer compiles compilation to middle code, finally generates local binary object code;
2) compile optimization process
1. when program compiles first, performing step
Compiling first: refer to that program's source code is compiled as the process of local object code for the first time;
I. program enters empty processing layer C1 and carries out pre-service, and empty processing layer C1 is that each method that will be compiled, function, the variable in the program generates essential information, and the writing information table guarantees that manner of execution compiles in advance, thereby reduces the loss of compilation time;
II. call benchmark compiling layer C2, utilize the program essential information that has generated in the information table, program is made fast processing, do the irrelevant optimization of machine, for program is distributed register, thereby realize the intermediate code of compiling generating routine fast, at last with optimization information and intermediate code writing information table;
III. the intermediate code in the information table outputs to compilation layer assembler, and intermediate code is assembled into object code;
2. when the program secondary compiles, performing step
Secondary compiling: refer to when program when target platform moves, operating system dynamic tracing program implementation status is added up, and according to optimization mechanism, calls compiler in good time, work compilation process again;
I. operating system is submitted to empty processing layer C1 with the information of working procedure, and empty processing layer C1 is read into internal memory with its information table for the program generation of original compiler;
II. call and optimize compiling layer C3, optimize compiling layer C3 and read information table, extract original essential information, optimization information and intermediate code, utilize the operating system statistics to take the relevant optimization of machine, regenerate the intermediate code of program, at last with optimization information and intermediate code writing information table;
III. the intermediate code in the information table outputs to compilation layer assembler, and intermediate code is assembled into object code;
In the program in future was carried out, compiler can be called often, repeated the process of secondary compiling, working procedure was done repeatedly to optimize targetedly, to reach the optimum of working procedure.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100619934A CN100339831C (en) | 2005-12-14 | 2005-12-14 | Virtual machine compiling system implementation method applied in Java operation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100619934A CN100339831C (en) | 2005-12-14 | 2005-12-14 | Virtual machine compiling system implementation method applied in Java operation system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1790267A true CN1790267A (en) | 2006-06-21 |
| CN100339831C CN100339831C (en) | 2007-09-26 |
Family
ID=36788159
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100619934A Expired - Fee Related CN100339831C (en) | 2005-12-14 | 2005-12-14 | Virtual machine compiling system implementation method applied in Java operation system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100339831C (en) |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100533384C (en) * | 2006-09-07 | 2009-08-26 | 威盛电子股份有限公司 | Coloring compiling system and method for plot of three-D computer |
| CN102117228A (en) * | 2011-02-28 | 2011-07-06 | 复旦大学 | Dynamic and static combined Java program exception handling and optimization method |
| CN102236575A (en) * | 2011-07-20 | 2011-11-09 | 复旦大学 | Dynamical compilation method based on register mapping |
| CN102662720A (en) * | 2012-03-12 | 2012-09-12 | 天津国芯科技有限公司 | Optimization method of compiler of multi-issue embedded processor |
| CN102741812A (en) * | 2010-01-12 | 2012-10-17 | 高通股份有限公司 | Execution of dynamic languages via metadata extraction |
| CN101430644B (en) * | 2007-11-05 | 2012-12-26 | Sap股份公司 | System and method of executing a dynamic program in a structured environment |
| CN103299277A (en) * | 2011-12-31 | 2013-09-11 | 华为技术有限公司 | Gpu system and processing method thereof |
| CN103563300A (en) * | 2011-05-25 | 2014-02-05 | 惠普发展公司，有限责任合伙企业 | Implementation of network device components in network devices |
| CN105247480A (en) * | 2013-06-28 | 2016-01-13 | 英特尔公司 | Compatibility and optimization of web applications across independent application stores |
| CN105511942A (en) * | 2015-12-02 | 2016-04-20 | 华为技术有限公司 | Recognition method and device for hot point intermediate code in language virtual machine |
| CN110162306A (en) * | 2018-02-14 | 2019-08-23 | 阿里巴巴集团控股有限公司 | The just-ahead-of-time compilation method and apparatus of system |
| CN110275713A (en) * | 2019-07-02 | 2019-09-24 | 四川长虹电器股份有限公司 | A kind of improved method of Java Virtual Machine rear end compiling |
| CN111026402A (en) * | 2019-12-09 | 2020-04-17 | 贵阳永青仪电科技有限公司 | Compiling type PLC code execution efficiency optimization method |
| CN111399844A (en) * | 2020-03-12 | 2020-07-10 | 同盾(广州)科技有限公司 | Secure compiling method and device, electronic equipment and computer readable medium |
| CN112052006A (en) * | 2020-08-12 | 2020-12-08 | 武汉天喻信息产业股份有限公司 | Software code compiling method and system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6530075B1 (en) * | 1998-12-03 | 2003-03-04 | International Business Machines Corporation | JIT/compiler Java language extensions to enable field performance and serviceability |
| KR100506522B1 (en) * | 2003-02-24 | 2005-08-03 | 삼성전자주식회사 | System and method for shortening time in compiling of byte code in java program |
| KR100654428B1 (en) * | 2004-01-14 | 2006-12-06 | 삼성전자주식회사 | System for improving transaction rate of java program and method thereof |
-
2005
- 2005-12-14 CN CNB2005100619934A patent/CN100339831C/en not_active Expired - Fee Related
Cited By (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100533384C (en) * | 2006-09-07 | 2009-08-26 | 威盛电子股份有限公司 | Coloring compiling system and method for plot of three-D computer |
| CN101430644B (en) * | 2007-11-05 | 2012-12-26 | Sap股份公司 | System and method of executing a dynamic program in a structured environment |
| CN102741812A (en) * | 2010-01-12 | 2012-10-17 | 高通股份有限公司 | Execution of dynamic languages via metadata extraction |
| US9003380B2 (en) | 2010-01-12 | 2015-04-07 | Qualcomm Incorporated | Execution of dynamic languages via metadata extraction |
| CN102117228A (en) * | 2011-02-28 | 2011-07-06 | 复旦大学 | Dynamic and static combined Java program exception handling and optimization method |
| CN102117228B (en) * | 2011-02-28 | 2013-10-16 | 复旦大学 | Dynamic and static combined Java program exception handling and optimization method |
| CN103563300A (en) * | 2011-05-25 | 2014-02-05 | 惠普发展公司，有限责任合伙企业 | Implementation of network device components in network devices |
| US9344331B2 (en) | 2011-05-25 | 2016-05-17 | Trend Micro Incorporated | Implementation of network device components in network devices |
| CN102236575A (en) * | 2011-07-20 | 2011-11-09 | 复旦大学 | Dynamical compilation method based on register mapping |
| CN103299277B (en) * | 2011-12-31 | 2016-11-09 | 华为技术有限公司 | Gpu system and processing method thereof |
| CN103299277A (en) * | 2011-12-31 | 2013-09-11 | 华为技术有限公司 | Gpu system and processing method thereof |
| CN102662720A (en) * | 2012-03-12 | 2012-09-12 | 天津国芯科技有限公司 | Optimization method of compiler of multi-issue embedded processor |
| CN102662720B (en) * | 2012-03-12 | 2015-01-28 | 天津国芯科技有限公司 | Optimization method of compiler of multi-issue embedded processor |
| CN105247480A (en) * | 2013-06-28 | 2016-01-13 | 英特尔公司 | Compatibility and optimization of web applications across independent application stores |
| CN105511942A (en) * | 2015-12-02 | 2016-04-20 | 华为技术有限公司 | Recognition method and device for hot point intermediate code in language virtual machine |
| WO2017092409A1 (en) * | 2015-12-02 | 2017-06-08 | 华为技术有限公司 | Method and device for identifying high-usage intermediate code in language virtual machine |
| CN105511942B (en) * | 2015-12-02 | 2019-02-19 | 华为技术有限公司 | The recognition methods of hot spot intermediate code and device in language virtual machine |
| US10871976B2 (en) | 2015-12-02 | 2020-12-22 | Huawei Technologies Co, Ltd. | Method and apparatus for identifying hotspot intermediate code in language virtual machine |
| CN110162306A (en) * | 2018-02-14 | 2019-08-23 | 阿里巴巴集团控股有限公司 | The just-ahead-of-time compilation method and apparatus of system |
| CN110162306B (en) * | 2018-02-14 | 2023-06-23 | 斑马智行网络(香港)有限公司 | Advanced compiling method and device of system |
| CN110275713A (en) * | 2019-07-02 | 2019-09-24 | 四川长虹电器股份有限公司 | A kind of improved method of Java Virtual Machine rear end compiling |
| CN111026402A (en) * | 2019-12-09 | 2020-04-17 | 贵阳永青仪电科技有限公司 | Compiling type PLC code execution efficiency optimization method |
| CN111026402B (en) * | 2019-12-09 | 2023-05-12 | 贵阳永青仪电科技有限公司 | Coding-type PLC code execution efficiency optimization method |
| CN111399844A (en) * | 2020-03-12 | 2020-07-10 | 同盾(广州)科技有限公司 | Secure compiling method and device, electronic equipment and computer readable medium |
| CN111399844B (en) * | 2020-03-12 | 2023-11-24 | 同盾(广州)科技有限公司 | Secure compiling method, secure compiling device, electronic equipment and computer readable medium |
| CN112052006A (en) * | 2020-08-12 | 2020-12-08 | 武汉天喻信息产业股份有限公司 | Software code compiling method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100339831C (en) | 2007-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100339831C (en) | Virtual machine compiling system implementation method applied in Java operation system | |
| CN100343809C (en) | Intermediate code executive system and method, computer program products for executing intermediate code | |
| EP2487585B1 (en) | Method and device for dynamically loading relocatable file | |
| US5535393A (en) | System for parallel processing that compiles a filed sequence of instructions within an iteration space | |
| CN100342353C (en) | Process mapping realization method in embedded type operation system | |
| CN1271889A (en) | Method and device for using register distributor to establish calling convented preface and ending program code | |
| CN1313927C (en) | Method for controlling smart card running environment | |
| CN1153131C (en) | Delay-slot control mechanism for microprocessor | |
| CN1173262C (en) | Optimized bytecode interpreter of virtual machine instructions | |
| CN1243306C (en) | Program changing device and program changing method | |
| CA3007425A1 (en) | System and method for caching and parameterizing ir | |
| CN1271887A (en) | Method and equipment for distributing stack channel | |
| CN1499379A (en) | Method and appts. aiming at isomeric system structure for covering management in integrated executable program | |
| CN1270229C (en) | Method of realizing cross address space establishing construction member target based on dynamic core | |
| CN1892602A (en) | Method for processing library function call in binary translation | |
| CN1367895A (en) | Migration of different source languages to executing medium | |
| CN103092618A (en) | Dalvik virtual machine just-in-time compilation (JIT) acceleration method based on software Cache | |
| CN1645319A (en) | Method for optimizing partial evaluating service under network environment | |
| CN1949173A (en) | Software assembling method and apparatus thereof | |
| CN1860437A (en) | Processing of a compileable computer program | |
| CN114217771A (en) | C + + vector programming method based on domestic heterogeneous platform | |
| CN1892603A (en) | Offset distribution optimizing method based on combination parallel algorithm | |
| CN1746849A (en) | Interpretation method in a kind of binary translation | |
| CN1595351A (en) | A processor multithreading method and apparatus based on MIPS instruction set | |
| CN1755642A (en) | Integrated software testing method with test flexibility |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070926 Termination date: 20111214 |