CN1777310A - Clock correcting method and device - Google Patents
Clock correcting method and device Download PDFInfo
- Publication number
- CN1777310A CN1777310A CNA2005101107914A CN200510110791A CN1777310A CN 1777310 A CN1777310 A CN 1777310A CN A2005101107914 A CNA2005101107914 A CN A2005101107914A CN 200510110791 A CN200510110791 A CN 200510110791A CN 1777310 A CN1777310 A CN 1777310A
- Authority
- CN
- China
- Prior art keywords
- clock
- timing error
- clock alignment
- error value
- calculates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
- H04W52/02—Power saving arrangements
- H04W52/0209—Power saving arrangements in terminal devices
- H04W52/0261—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
- H04W52/0287—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mobile Radio Communication Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a clock set method, comprising step computing clock set time, in the step, firstly computing timing error value, then computing clock set time according to timing error value. It also discloses a clock set device, comprising a computing unit for computing said clock set time. The computing unit comprises: a timing error computing unit for computing timing error value; and a clock set time computing unit for computing clock set time according to timing error value obtained from computing. The invention can reduce clock set cycle under premise of satisfying timing error, and increasing terminal deep sleeping time, and prolonging terminal stand-by time.
Description
Technical field
The present invention relates in a kind of being applied in the radio communication system terminal, particularly TD-SCDMA mobile communication system terminal clock correcting method and equipment.
Background technology
In portable terminal, power consumption is an important performance parameter of terminal.How to reduce the importance that to consider when power consumption is Terminal Design with the stand-by time that increases portable terminal and air time.Terminal reduces power consumption in the standby process method mainly is by in the paging receiving information process, between adjacent paging indication, does province's electric treatment.Comprising: radio-frequency module, Analog Baseband module, digital baseband part.The analog baseband section branch comprises that falling voltage handles; Digital baseband part comprises that falling voltage handles and down conversion process.
For the battery saving mode in the paging, need guarantee the correctness of terminal when receiving the paging indication.For the TD-SCDMA system terminal, mean and to guarantee the correct of System Frame Number and frame timing.For portable terminal, after entering the sound sleep pattern, generally the master clock of system is turned off.This moment, the timing of system was kept by a low-frequency clock.The frequency of this low-frequency clock is uncertain, must be through calibration carry out the timing maintenance with this clock before.
When low-frequency clock is calibrated, reach certain precision in order to guarantee low-frequency clock, need the regular hour to utilize high frequency clock that low-frequency clock is calibrated.And this moment, system can't enter deep sleep mode.Directly influenced the length of system's length of one's sleep in the length of alignment time.And this calibration process need periodically carry out.Present implementation is that each paging cycle need carry out clock alignment one time.In order not influence the length of one's sleep of system, the low-frequency clock alignment time should be short as much as possible.But the too short precision that can not guarantee low-frequency clock again of alignment time, thereby cause bigger timing error.How the appropriate alignment time is set, makes under the prerequisite that guarantees the low-frequency clock precision, avoid taking system length of one's sleep as far as possible because of clock alignment.
Summary of the invention
The objective of the invention is provides in a kind of TD-SCDMA of being applied to mobile communication system terminal in order to solve the above-mentioned problems in the prior art and defective, is used for self-adapting type clock correcting method and device under the battery saving mode.
The objective of the invention is to be achieved through the following technical solutions:
A kind of clock correcting method comprises the step of calculating the clock alignment time, calculates in the clock alignment time step at this, calculates the timing error value earlier, calculates the clock alignment time according to the timing error value then.
Can calculate timing error value Δ by the following method:
Δ=α(T
FT+T
W)-δ,
Wherein, T
FTBe the timing tracing positional of current path track algorithm, T
wBe the fault-tolerant error that can calibrate before the paging receiving indication by the path trace algorithm, δ is the timing error surplus, and α is predefined coefficient, 0<α≤1.
Preferably, α is more than or equal to 0.5 and smaller or equal to 1.
Can calculate the clock alignment time T by the following method
m:
Wherein, T
DRXBe discontinuous receiving cycle, f
HIt is the frequency of high frequency clock.
And then when low-frequency clock was calibrated, carrying out time span was T
mCalibration.
Technical scheme of the present invention also comprises a kind of clock alignment equipment, comprises a calculation element, is used to calculate the described clock alignment time, and this calculation element comprises: a timing error computing unit is used to calculate the timing error value; A clock alignment time calculating unit calculates the clock alignment time according to the timing error value that calculates.
Wherein, at this timing error computing unit, the formula below utilizing calculates timing error value Δ:
Δ=α(T
FT+T
W)-δ,
In the formula, T
FTBe the timing tracing positional of current path track algorithm, T
wBe the fault-tolerant error that can calibrate before the paging receiving indication by the path trace algorithm, δ is the timing error surplus, and α is predefined coefficient, 0<α≤1.
The preferable range of α is more than or equal to 0.5 and smaller or equal to 1.
Wherein, this alignment time computing unit profit is calculated the described clock alignment time in the following method:
Wherein, T
DRXBe discontinuous receiving cycle, f
HIt is the frequency of high frequency clock.
This clock alignment equipment also comprises a calibrating installation, and it is T that low-frequency clock is carried out time span
mCalibration.
Positive progressive effect of the present invention is: satisfying under the timing error requirement prerequisite, can reduce the clock alignment cycle, thereby increase the deep sleep time of terminal, and then prolong the stand-by time of terminal.
Description of drawings
Fig. 1 is the structured flowchart of the embodiment of the invention 5,6,7,8.
Embodiment
Provide preferred embodiment of the present invention below in conjunction with accompanying drawing, to describe technical scheme of the present invention in detail.
Embodiment 1
A kind of clock correcting method comprises the step of calculating the clock alignment time, calculates in the clock alignment time step at this, calculates the timing error value earlier, calculates the clock alignment time according to the timing error value then.
At first, obtain paging indication receiving cycle, calculate the step of clock alignment time then according to the network broadcast message that receives.
Wherein, can calculate timing error value Δ by the following method:
Δ=α(T
FT+T
W)-δ,
Wherein, T
FTBe the tracing positional of path trace algorithm, T
wBe the timing error that can calibrate before the paging receiving indication by the path trace algorithm, δ is the timing error surplus, described T
FT, T
W, T
DRXAnd f
HBe in the communication system predefined, δ is the poor of high frequency clock and low-frequency clock, and α is according to the predefined coefficient of the needs of communication system, in the present embodiment, and α=1.
That is: Δ=(T
FT+ T
W-δ),
Wherein, calculate the clock alignment time T by the following method
m:
Wherein, T
DRXBe discontinuous receiving cycle, f
HIt is the frequency of high frequency clock.
Then, when low-frequency clock was calibrated, carrying out time span was T
mCalibration.
Embodiment 2
Present embodiment is with the different of embodiment 1: α=0.5, all the other processes are all identical with embodiment 1, repeat no more.
Embodiment 3
Present embodiment is with the different of embodiment 1 or 2: α=0.8, all the other processes are all identical with embodiment 1, repeat no more.
Embodiment 4
Different being of present embodiment and embodiment 1,2 or 3: α=0.2, all the other processes are all identical with embodiment 1, repeat no more.
Embodiment 5
As shown in Figure 1, a kind of clock alignment equipment comprises a calculation element 1, is used to calculate the described clock alignment time, and this calculation element 1 comprises: a timing error computing unit 11 is used to calculate the timing error value; A clock alignment time calculating unit 12 calculates the clock alignment time according to the timing error value that calculates.
Wherein, at this timing error computing unit 11, the formula below utilizing calculates timing error value Δ:
Δ=α(T
FT+T
W)-δ,
Wherein, T
FTBe the tracing positional of path trace algorithm, T
wBe the timing error that can calibrate before the paging receiving indication by the path trace algorithm, δ is the timing error surplus, described T
FT, T
w, T
DRXAnd f
HBe in the communication system predefined, δ is the poor of high frequency clock and low-frequency clock, and α is according to the predefined coefficient of the needs of communication system, in the present embodiment, and α=1.
Wherein, these alignment time computing unit 12 profits are calculated the described clock alignment time in the following method:
Wherein, T
DRXBe discontinuous receiving cycle, f
HIt is the frequency of high frequency clock.
This clock alignment equipment also comprises a calibrating installation 2, and it is T that low-frequency clock is carried out time span
mCalibration.
Embodiment 6
The difference of present embodiment and embodiment 5 is: α=0.5, remainder are all identical with embodiment 3, repeat no more.
Embodiment 7
The difference of present embodiment and embodiment 5 or 6 is: α=0.8, remainder are all identical with embodiment 3, repeat no more.
Embodiment 8
The difference of present embodiment and embodiment 5,6 or 7 is: α=0.2, remainder are all identical with embodiment 3, repeat no more.
Claims (10)
1, a kind of clock correcting method comprises the step of calculating the clock alignment time, it is characterized in that, calculates in the clock alignment time step at this, calculates the timing error value earlier, calculates the clock alignment time according to the timing error value then.
2, the clock correcting method under the battery saving mode according to claim 1 is characterized in that, can calculate timing error value Δ by the following method:
Δ=α(T
FT+T
W)-δ,
Wherein, T
FTBe the timing tracing positional of current path track algorithm, T
wBe the fault-tolerant error that can calibrate before the paging receiving indication by the path trace algorithm, δ is the timing error surplus, and α is predefined coefficient, 0<α≤1.
3, the clock correcting method under the battery saving mode according to claim 2 is characterized in that, α is more than or equal to 0.5 and smaller or equal to 1.
4, according to the clock correcting method under claim 2 or the 3 described battery saving modes, it is characterized in that, calculate the clock alignment time T by the following method
m:
Wherein, T
DRXBe discontinuous receiving cycle, f
HIt is the frequency of high frequency clock.
5, the clock correcting method under the battery saving mode according to claim 4 is characterized in that, when low-frequency clock was calibrated, carrying out time span was T
mCalibration.
6, a kind of clock alignment equipment comprises a calculation element, is used to calculate the described clock alignment time, it is characterized in that this calculation element comprises: a timing error computing unit is used to calculate the timing error value; A clock alignment time calculating unit calculates the clock alignment time according to the timing error value that calculates.
7, clock alignment equipment according to claim 6 is characterized in that, at this timing error computing unit, the formula below utilizing calculates timing error value Δ:
Δ=α(T
FT+T
W)-δ,
Wherein, T
FTBe the timing tracing positional of current path track algorithm, T
wBe the fault-tolerant error that can calibrate before the paging receiving indication by the path trace algorithm, δ is the timing error surplus, and α is predefined coefficient, 0<α≤1.
8, clock alignment equipment according to claim 7 is characterized in that, α is more than or equal to 0.5 and smaller or equal to 1.
According to claim 7 or 8 described clock alignment equipment, it is characterized in that 9, this alignment time computing unit profit is calculated the described clock alignment time in the following method:
Wherein, T
DRXBe discontinuous receiving cycle, f
HIt is the frequency of high frequency clock.
10, clock alignment equipment according to claim 9 is characterized in that, it also comprises a calibrating installation, and it is T that low-frequency clock is carried out time span
mCalibration.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2005101107914A CN1777310A (en) | 2005-11-25 | 2005-11-25 | Clock correcting method and device |
CN2006100712459A CN1874566B (en) | 2005-11-25 | 2006-03-21 | Method and equipment for calibrating clock |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2005101107914A CN1777310A (en) | 2005-11-25 | 2005-11-25 | Clock correcting method and device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN1777310A true CN1777310A (en) | 2006-05-24 |
Family
ID=36766557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA2005101107914A Pending CN1777310A (en) | 2005-11-25 | 2005-11-25 | Clock correcting method and device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1777310A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101083815B (en) * | 2007-07-06 | 2010-06-30 | 北京天碁科技有限公司 | Method and apparatus for realizing mobile terminal clock relation track |
CN101222314B (en) * | 2007-12-05 | 2011-08-31 | 电子科技大学 | Method for amending long-distance sampling system clock period error |
CN101170349B (en) * | 2006-10-23 | 2011-11-30 | 联芯科技有限公司 | Real time clock calibration circuit |
US8135553B2 (en) | 2008-07-31 | 2012-03-13 | Mediatek Inc. | Method for clock calibration |
WO2012160490A1 (en) * | 2011-05-20 | 2012-11-29 | Renesas Mobile Corporation | Method and apparatus for calibrating sleep clocks |
US8559421B2 (en) | 2011-05-20 | 2013-10-15 | Renesas Mobile Corporation | Method and apparatus for calibrating sleep clocks |
CN108230660A (en) * | 2018-01-09 | 2018-06-29 | 广东美的制冷设备有限公司 | Control method and control device, storage medium and remote controler |
CN114138056A (en) * | 2021-11-04 | 2022-03-04 | 珠海格力节能环保制冷技术研究中心有限公司 | Display terminal clock calibration method and device and display terminal |
-
2005
- 2005-11-25 CN CNA2005101107914A patent/CN1777310A/en active Pending
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101170349B (en) * | 2006-10-23 | 2011-11-30 | 联芯科技有限公司 | Real time clock calibration circuit |
CN101083815B (en) * | 2007-07-06 | 2010-06-30 | 北京天碁科技有限公司 | Method and apparatus for realizing mobile terminal clock relation track |
CN101222314B (en) * | 2007-12-05 | 2011-08-31 | 电子科技大学 | Method for amending long-distance sampling system clock period error |
US8135553B2 (en) | 2008-07-31 | 2012-03-13 | Mediatek Inc. | Method for clock calibration |
WO2012160490A1 (en) * | 2011-05-20 | 2012-11-29 | Renesas Mobile Corporation | Method and apparatus for calibrating sleep clocks |
US8559421B2 (en) | 2011-05-20 | 2013-10-15 | Renesas Mobile Corporation | Method and apparatus for calibrating sleep clocks |
GB2490980B (en) * | 2011-05-20 | 2014-02-26 | Broadcom Corp | Method and apparatus for calibrating sleep clocks |
CN108230660A (en) * | 2018-01-09 | 2018-06-29 | 广东美的制冷设备有限公司 | Control method and control device, storage medium and remote controler |
CN114138056A (en) * | 2021-11-04 | 2022-03-04 | 珠海格力节能环保制冷技术研究中心有限公司 | Display terminal clock calibration method and device and display terminal |
CN114138056B (en) * | 2021-11-04 | 2024-05-17 | 珠海格力节能环保制冷技术研究中心有限公司 | Display terminal clock calibration method and device and display terminal |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1777310A (en) | Clock correcting method and device | |
CN1201496C (en) | Reduction of power consumption with increased standby time in wireless communications device | |
EP2955942A1 (en) | Multicast information transmission method and device | |
TWI473513B (en) | Wireless network device and integrated circuit thereof | |
CN101043670A (en) | Resynchronization method of mobile terminal under stand-by state woke up from sleep mode | |
EP2772822B1 (en) | Correction circuit and real-time clock circuit | |
CN101060667A (en) | An adaptive calibration device and method for mobile terminal power-saving system | |
CN1722029A (en) | A fractional divider system and method | |
CN1645955A (en) | Power supply managing and electricity saving method for TD-SCDMA mobile phone | |
CN1514320A (en) | Dynamic voltage transition | |
CN101541073B (en) | Method for compensating network node crystal oscillation frequency error of wireless sensor | |
CN105636181A (en) | Wakeup method and device capable of dynamically adjusting threshold value | |
CN101047434A (en) | Time tag synchronous method, system and device | |
CN103945510B (en) | The method that website distinguishes broadcast frame and multicast frame | |
CN109548119B (en) | Communication method and device of wireless local area network, access point equipment and site equipment | |
CN1874566A (en) | Method and equipment for calibrating clock | |
CN101083815B (en) | Method and apparatus for realizing mobile terminal clock relation track | |
CN1202684C (en) | Mobile telephone able to stop main timer | |
CN1744741A (en) | Mobile phone base band chip power-saving synchronizing method | |
CN102487566B (en) | LED light source jitter removal control method and circuit thereof | |
CN110337084B (en) | Track slab arching distributed monitoring method and system | |
CN1838800A (en) | Method for regulating sleeping processor in mobile terminal machine process | |
CN201252103Y (en) | Frame structure of a solar battery panel | |
KR101979671B1 (en) | Method And Apparatus for Minimizing Beacon Signal Processing by Using Beacon Element | |
CN1829125A (en) | Wireless device and its electric field grade threshold setting method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |