CN1742257A - 基于识别寻址模式的双目的寄存器的数据预测机制 - Google Patents
基于识别寻址模式的双目的寄存器的数据预测机制 Download PDFInfo
- Publication number
- CN1742257A CN1742257A CNA2004800025925A CN200480002592A CN1742257A CN 1742257 A CN1742257 A CN 1742257A CN A2004800025925 A CNA2004800025925 A CN A2004800025925A CN 200480002592 A CN200480002592 A CN 200480002592A CN 1742257 A CN1742257 A CN 1742257A
- Authority
- CN
- China
- Prior art keywords
- addressing mode
- register
- entry
- stack
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 28
- 230000008878 coupling Effects 0.000 claims description 25
- 238000010168 coupling process Methods 0.000 claims description 25
- 238000005859 coupling reaction Methods 0.000 claims description 25
- 230000007246 mechanism Effects 0.000 claims description 15
- 230000004048 modification Effects 0.000 claims description 8
- 238000012986 modification Methods 0.000 claims description 8
- 230000001419 dependent effect Effects 0.000 abstract 1
- 238000012545 processing Methods 0.000 description 45
- 238000011068 loading method Methods 0.000 description 43
- 230000004044 response Effects 0.000 description 31
- 238000006073 displacement reaction Methods 0.000 description 29
- 238000012937 correction Methods 0.000 description 14
- 238000006243 chemical reaction Methods 0.000 description 11
- 238000004891 communication Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 9
- 238000005457 optimization Methods 0.000 description 9
- 230000006870 function Effects 0.000 description 8
- 238000013507 mapping Methods 0.000 description 8
- 238000001514 detection method Methods 0.000 description 7
- 230000008707 rearrangement Effects 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 238000003780 insertion Methods 0.000 description 6
- 230000037431 insertion Effects 0.000 description 6
- 239000000654 additive Substances 0.000 description 5
- 230000000996 additive effect Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000000945 filler Substances 0.000 description 5
- 239000003550 marker Substances 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 102100036464 Activated RNA polymerase II transcriptional coactivator p15 Human genes 0.000 description 4
- 101000713904 Homo sapiens Activated RNA polymerase II transcriptional coactivator p15 Proteins 0.000 description 4
- 229910004444 SUB1 Inorganic materials 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- 238000011084 recovery Methods 0.000 description 4
- 230000004087 circulation Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000000802 evaporation-induced self-assembly Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 238000005406 washing Methods 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000000739 chaotic effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000006386 neutralization reaction Methods 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 108700002783 roundabout Proteins 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/383—Operand prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/383—Operand prefetching
- G06F9/3832—Value prediction for operands; operand history buffers
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Abstract
Description
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/348,144 | 2003-01-21 | ||
US10/348,144 US7024537B2 (en) | 2003-01-21 | 2003-01-21 | Data speculation based on addressing patterns identifying dual-purpose register |
PCT/US2004/000477 WO2004068341A1 (en) | 2003-01-21 | 2004-01-09 | Data speculation based on addressing patterns identifying dual-purpose register |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1742257A true CN1742257A (zh) | 2006-03-01 |
CN1742257B CN1742257B (zh) | 2010-04-28 |
Family
ID=32712491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2004800025925A Expired - Fee Related CN1742257B (zh) | 2003-01-21 | 2004-01-09 | 用于数据预测的***及方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7024537B2 (zh) |
EP (1) | EP1586029B1 (zh) |
JP (1) | JP4538462B2 (zh) |
KR (1) | KR101019224B1 (zh) |
CN (1) | CN1742257B (zh) |
DE (1) | DE602004015568D1 (zh) |
TW (1) | TWI333629B (zh) |
WO (1) | WO2004068341A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104793920A (zh) * | 2014-01-17 | 2015-07-22 | 想象力科技有限公司 | 堆栈指针值预测 |
CN107710153A (zh) * | 2015-07-09 | 2018-02-16 | 森蒂彼得塞米有限公司 | 具有有效的存储器访问的处理器 |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7227994B2 (en) * | 2003-03-20 | 2007-06-05 | International Business Machines Corporation | Method and apparatus for imbedded pattern recognition using dual alternating pointers |
US7366352B2 (en) * | 2003-03-20 | 2008-04-29 | International Business Machines Corporation | Method and apparatus for performing fast closest match in pattern recognition |
US7003629B1 (en) * | 2003-07-08 | 2006-02-21 | Advanced Micro Devices, Inc. | System and method of identifying liveness groups within traces stored in a trace cache |
US7133969B2 (en) * | 2003-10-01 | 2006-11-07 | Advanced Micro Devices, Inc. | System and method for handling exceptional instructions in a trace cache based processor |
US7555633B1 (en) | 2003-11-03 | 2009-06-30 | Advanced Micro Devices, Inc. | Instruction cache prefetch based on trace cache eviction |
US20050114627A1 (en) * | 2003-11-26 | 2005-05-26 | Jacek Budny | Co-processing |
US8069336B2 (en) * | 2003-12-03 | 2011-11-29 | Globalfoundries Inc. | Transitioning from instruction cache to trace cache on label boundaries |
US7213126B1 (en) | 2004-01-12 | 2007-05-01 | Advanced Micro Devices, Inc. | Method and processor including logic for storing traces within a trace cache |
US7197630B1 (en) | 2004-04-12 | 2007-03-27 | Advanced Micro Devices, Inc. | Method and system for changing the executable status of an operation following a branch misprediction without refetching the operation |
US7365007B2 (en) * | 2004-06-30 | 2008-04-29 | Intel Corporation | Interconnects with direct metalization and conductive polymer |
US7415597B2 (en) * | 2004-09-08 | 2008-08-19 | Advanced Micro Devices, Inc. | Processor with dependence mechanism to predict whether a load is dependent on older store |
US7870541B1 (en) * | 2004-11-01 | 2011-01-11 | Wind River Systems, Inc. | Context tracing for software with a frame pointer and a stack pointer and with a stack pointer but without a frame pointer |
US7831811B2 (en) * | 2005-10-31 | 2010-11-09 | Intel Corporation | System and method for managing a register-based stack of operand tags |
US7624253B2 (en) * | 2006-10-25 | 2009-11-24 | Arm Limited | Determining register availability for register renaming |
US7730289B2 (en) * | 2007-09-27 | 2010-06-01 | Faraday Technology Corp. | Method for preloading data in a CPU pipeline |
US8458671B1 (en) * | 2008-02-12 | 2013-06-04 | Tilera Corporation | Method and system for stack back-tracing in computer programs |
US20100070730A1 (en) * | 2008-09-17 | 2010-03-18 | Sebastian Pop | Minimizing memory access conflicts of process communication channels |
US8935574B2 (en) | 2011-12-16 | 2015-01-13 | Advanced Micro Devices, Inc. | Correlating traces in a computing system |
US8832500B2 (en) | 2012-08-10 | 2014-09-09 | Advanced Micro Devices, Inc. | Multiple clock domain tracing |
US8959398B2 (en) | 2012-08-16 | 2015-02-17 | Advanced Micro Devices, Inc. | Multiple clock domain debug capability |
US9411590B2 (en) * | 2013-03-15 | 2016-08-09 | Qualcomm Incorporated | Method to improve speed of executing return branch instructions in a processor |
US9164697B2 (en) * | 2013-06-24 | 2015-10-20 | Samsung Electronics Co., Ltd. | Method and architecture for highly scalable data storage |
US9524164B2 (en) * | 2013-08-30 | 2016-12-20 | Advanced Micro Devices, Inc. | Specialized memory disambiguation mechanisms for different memory read access types |
US10162526B2 (en) * | 2015-10-20 | 2018-12-25 | Micron Technology, Inc. | Logical address history management in memory device |
US10157268B2 (en) * | 2016-09-27 | 2018-12-18 | Microsoft Technology Licensing, Llc | Return flow guard using control stack identified by processor register |
US11150904B2 (en) | 2017-08-18 | 2021-10-19 | International Business Machines Corporation | Concurrent prediction of branch addresses and update of register contents |
US10884747B2 (en) | 2017-08-18 | 2021-01-05 | International Business Machines Corporation | Prediction of an affiliated register |
US10719328B2 (en) | 2017-08-18 | 2020-07-21 | International Business Machines Corporation | Determining and predicting derived values used in register-indirect branching |
US11150908B2 (en) | 2017-08-18 | 2021-10-19 | International Business Machines Corporation | Dynamic fusion of derived value creation and prediction of derived values in a subroutine branch sequence |
US10534609B2 (en) | 2017-08-18 | 2020-01-14 | International Business Machines Corporation | Code-specific affiliated register prediction |
US10884746B2 (en) | 2017-08-18 | 2021-01-05 | International Business Machines Corporation | Determining and predicting affiliated registers based on dynamic runtime control flow analysis |
US10884745B2 (en) | 2017-08-18 | 2021-01-05 | International Business Machines Corporation | Providing a predicted target address to multiple locations based on detecting an affiliated relationship |
US10908911B2 (en) | 2017-08-18 | 2021-02-02 | International Business Machines Corporation | Predicting and storing a predicted target address in a plurality of selected locations |
US10884929B2 (en) | 2017-09-19 | 2021-01-05 | International Business Machines Corporation | Set table of contents (TOC) register instruction |
US11061575B2 (en) | 2017-09-19 | 2021-07-13 | International Business Machines Corporation | Read-only table of contents register |
US10713050B2 (en) | 2017-09-19 | 2020-07-14 | International Business Machines Corporation | Replacing Table of Contents (TOC)-setting instructions in code with TOC predicting instructions |
US10620955B2 (en) | 2017-09-19 | 2020-04-14 | International Business Machines Corporation | Predicting a table of contents pointer value responsive to branching to a subroutine |
US10705973B2 (en) | 2017-09-19 | 2020-07-07 | International Business Machines Corporation | Initializing a data structure for use in predicting table of contents pointer values |
US10896030B2 (en) | 2017-09-19 | 2021-01-19 | International Business Machines Corporation | Code generation relating to providing table of contents pointer values |
US10725918B2 (en) | 2017-09-19 | 2020-07-28 | International Business Machines Corporation | Table of contents cache entry having a pointer for a range of addresses |
US10185595B1 (en) * | 2018-06-04 | 2019-01-22 | Confia Systems, Inc. | Program verification using hash chains |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5127103A (en) * | 1987-10-14 | 1992-06-30 | North American Philips Corporation | Real-time tracing of dynamic local data in high level languages in the presence of process context switches |
US5778219A (en) | 1990-12-14 | 1998-07-07 | Hewlett-Packard Company | Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations |
US5428807A (en) | 1993-06-17 | 1995-06-27 | Digital Equipment Corporation | Method and apparatus for propagating exception conditions of a computer system |
US5584009A (en) | 1993-10-18 | 1996-12-10 | Cyrix Corporation | System and method of retiring store data from a write buffer |
US6237082B1 (en) | 1995-01-25 | 2001-05-22 | Advanced Micro Devices, Inc. | Reorder buffer configured to allocate storage for instruction results corresponding to predefined maximum number of concurrently receivable instructions independent of a number of instructions received |
US5892936A (en) | 1995-10-30 | 1999-04-06 | Advanced Micro Devices, Inc. | Speculative register file for storing speculative register states and removing dependencies between instructions utilizing the register |
US6108769A (en) | 1996-05-17 | 2000-08-22 | Advanced Micro Devices, Inc. | Dependency table for reducing dependency checking hardware |
US5832205A (en) * | 1996-08-20 | 1998-11-03 | Transmeta Corporation | Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed |
US5781752A (en) | 1996-12-26 | 1998-07-14 | Wisconsin Alumni Research Foundation | Table based data speculation circuit for parallel processing computer |
US6021485A (en) | 1997-04-10 | 2000-02-01 | International Business Machines Corporation | Forwarding store instruction result to load instruction with reduced stall or flushing by effective/real data address bytes matching |
US5845103A (en) | 1997-06-13 | 1998-12-01 | Wisconsin Alumni Research Foundation | Computer with dynamic instruction reuse |
US6065103A (en) | 1997-12-16 | 2000-05-16 | Advanced Micro Devices, Inc. | Speculative store buffer |
US6044430A (en) | 1997-12-17 | 2000-03-28 | Advanced Micro Devices Inc. | Real time interrupt handling for superscalar processors |
US6112296A (en) * | 1997-12-18 | 2000-08-29 | Advanced Micro Devices, Inc. | Floating point stack manipulation using a register map and speculative top of stack values |
US6175910B1 (en) | 1997-12-19 | 2001-01-16 | International Business Machines Corportion | Speculative instructions exection in VLIW processors |
JPH11212788A (ja) | 1998-01-28 | 1999-08-06 | Toshiba Corp | プロセッサのデータ供給装置 |
US6202204B1 (en) | 1998-03-11 | 2001-03-13 | Intel Corporation | Comprehensive redundant load elimination for architectures supporting control and data speculation |
US6108770A (en) | 1998-06-24 | 2000-08-22 | Digital Equipment Corporation | Method and apparatus for predicting memory dependence using store sets |
US6463580B1 (en) | 1998-11-18 | 2002-10-08 | Intel Corporation | Parallel processing utilizing highly correlated data values |
US6349382B1 (en) | 1999-03-05 | 2002-02-19 | International Business Machines Corporation | System for store forwarding assigning load and store instructions to groups and reorder queues to keep track of program order |
US6658554B1 (en) | 1999-03-09 | 2003-12-02 | Wisconsin Alumni Res Found | Electronic processor providing direct data transfer between linked data consuming instructions |
US6266744B1 (en) | 1999-05-18 | 2001-07-24 | Advanced Micro Devices, Inc. | Store to load forwarding using a dependency link file |
US6662280B1 (en) | 1999-11-10 | 2003-12-09 | Advanced Micro Devices, Inc. | Store buffer which forwards data based on index and optional way match |
US6438673B1 (en) | 1999-12-30 | 2002-08-20 | Intel Corporation | Correlated address prediction |
US6643767B1 (en) | 2000-01-27 | 2003-11-04 | Kabushiki Kaisha Toshiba | Instruction scheduling system of a processor |
DE10121792C2 (de) | 2000-05-26 | 2003-09-25 | Ibm | Universelle Ladeadresse/Wertevorhersageschema |
US7028166B2 (en) | 2002-04-30 | 2006-04-11 | Advanced Micro Devices, Inc. | System and method for linking speculative results of load operations to register values |
-
2003
- 2003-01-21 US US10/348,144 patent/US7024537B2/en not_active Expired - Fee Related
-
2004
- 2004-01-09 KR KR1020057010296A patent/KR101019224B1/ko not_active IP Right Cessation
- 2004-01-09 JP JP2006536513A patent/JP4538462B2/ja not_active Expired - Fee Related
- 2004-01-09 EP EP04701175A patent/EP1586029B1/en not_active Expired - Lifetime
- 2004-01-09 DE DE602004015568T patent/DE602004015568D1/de not_active Expired - Lifetime
- 2004-01-09 CN CN2004800025925A patent/CN1742257B/zh not_active Expired - Fee Related
- 2004-01-09 WO PCT/US2004/000477 patent/WO2004068341A1/en active Application Filing
- 2004-01-19 TW TW093101345A patent/TWI333629B/zh not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104793920A (zh) * | 2014-01-17 | 2015-07-22 | 想象力科技有限公司 | 堆栈指针值预测 |
CN104793920B (zh) * | 2014-01-17 | 2019-03-08 | 美普思技术有限责任公司 | 用于堆栈指针值预测的方法和装置 |
CN107710153A (zh) * | 2015-07-09 | 2018-02-16 | 森蒂彼得塞米有限公司 | 具有有效的存储器访问的处理器 |
Also Published As
Publication number | Publication date |
---|---|
KR20050089030A (ko) | 2005-09-07 |
JP4538462B2 (ja) | 2010-09-08 |
CN1742257B (zh) | 2010-04-28 |
DE602004015568D1 (de) | 2008-09-18 |
KR101019224B1 (ko) | 2011-03-04 |
EP1586029B1 (en) | 2008-08-06 |
EP1586029A1 (en) | 2005-10-19 |
WO2004068341A1 (en) | 2004-08-12 |
US7024537B2 (en) | 2006-04-04 |
TWI333629B (en) | 2010-11-21 |
US20040143721A1 (en) | 2004-07-22 |
JP2007504575A (ja) | 2007-03-01 |
TW200422948A (en) | 2004-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1742257A (zh) | 基于识别寻址模式的双目的寄存器的数据预测机制 | |
CN1310136C (zh) | 使用猜测来源操作数以绕过装载/储存操作的***与方法 | |
CN1277207C (zh) | 使用基于时间的断点调试计算机程序的方法和*** | |
CN1254739C (zh) | 处理器和操作处理器的方法 | |
CN1101019C (zh) | 数据序列产生方法及设备、转换方法及计算机 | |
CN100351810C (zh) | 对特定指令类型的指令执行和数据访问计数的方法和*** | |
CN1148650C (zh) | 数据处理***、微处理器以及处理指令的方法 | |
CN1095117C (zh) | 存数指令结果的前送的方法和处理器 | |
CN1658154A (zh) | 早期修正分支指令预测错误的管线微处理器装置与方法 | |
CN1194292C (zh) | 具有改良的指令集体系结构的微处理器 | |
CN100340975C (zh) | 计算机***、编译器装置以及编译方法 | |
CN1302380C (zh) | 处理器和编译器 | |
CN1625733A (zh) | 将装载操作的猜测结果与寄存器值相连接的***与方法 | |
CN1629801A (zh) | 产生早期指令结果的管线式微处理器、装置以及方法 | |
CN1278226C (zh) | 模拟装置、模拟方法 | |
CN1627270A (zh) | 用于对指令执行和数据访问进行计数的方法和设备 | |
CN1178942A (zh) | 利用寄存器更名实现自并行化 | |
CN1869952A (zh) | 指令执行设备、调试方法、调试设备以及调试程序 | |
CN1117315C (zh) | 微处理机及多处理机*** | |
CN1099632C (zh) | 处理***和操作方法 | |
CN1469254A (zh) | 处理器装置、使用它的信息处理装置、编译装置及其方法 | |
CN1397874A (zh) | 高速缓存的快取线选取目标地址的装置及方法 | |
CN1138172A (zh) | 高速实现子程序返回的处理器及产生能高速从子程序返回的机器语言程序的程序翻译装置 | |
JP2009528637A (ja) | リンク・スタックを修復するための方法および装置 | |
CN1604049A (zh) | 用于自主剖析应用程序的方法和设备 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: GLOBALFOUNDRIES SEMICONDUCTORS CO., LTD Free format text: FORMER OWNER: ADVANCED MICRO DEVICES CORPORATION Effective date: 20100722 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA STATE, THE USA TO: GRAND CAYMAN ISLAND, BRITISH CAYMAN ISLANDS |
|
TR01 | Transfer of patent right |
Effective date of registration: 20100722 Address after: Grand Cayman, Cayman Islands Patentee after: Globalfoundries Semiconductor Inc. Address before: American California Patentee before: Advanced Micro Devices Inc. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100428 Termination date: 20170109 |
|
CF01 | Termination of patent right due to non-payment of annual fee |