CN1273464A - Overhead processing device based on 64 kbps data exchange - Google Patents
Overhead processing device based on 64 kbps data exchange Download PDFInfo
- Publication number
- CN1273464A CN1273464A CN99123087A CN99123087A CN1273464A CN 1273464 A CN1273464 A CN 1273464A CN 99123087 A CN99123087 A CN 99123087A CN 99123087 A CN99123087 A CN 99123087A CN 1273464 A CN1273464 A CN 1273464A
- Authority
- CN
- China
- Prior art keywords
- data
- processing
- 64kbps
- module
- processing module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Time-Division Multiplex Systems (AREA)
- Optical Communication System (AREA)
Abstract
An overhead processing device based on 64 Kbps data switch is composed of 64Kbps data switch module, photoelectric processing module, data processing module and audio processing module. Said 64Kbps data switch module sends clock and frame-pulses to other three modules and is communicated with them via 2M data bus. Said 64 Kbps data module is made up of large-scale switch chip and auxiliary circuit. Said photoelectric processing module is composed of dual-port buffer processer and photoelectric processing unit. Said data and audio processing modules are composed of interface and data or audio processing unit. Its advantages are simple connection, high capacity, no blocking and crossing, and flexible extending interface.
Description
The present invention relates to optical transmission system, specifically, relate to the overhead processing that has the SDH frame structure among the SDH (Synchronous Digital Hierarchy SDH (Synchronous Digital Hierarchy)).
In SDH, contain abundant overhead byte in the SDH transmission frame-form, can safeguard for the user, manage, operation such as control, also can make full use of still undefined byte and carry out the transmission of information such as data, audio frequency, satisfy the demand of user to extra traffic, overhead processing occupies an important position in the SDH transmission system.Traditional SDH overhead processing device as shown in Figure 1, comprise photoelectricity processing module, data processing module, audio processing modules and expense cross processing module, the external optical fiber of photoelectricity processing module, the external user interface of data processing module and audio processing modules, photoelectricity, data, audio processing modules all link to each other with expense cross processing module.The photoelectricity processing module is delivered to expense cross processing module with the overhead signal on each light direction and is unified processing, and each photoelectricity processing module is responsible for handling an overhead signal on the light direction.Expense cross processing module comprises cross processing unit, dual-port cache processor and interface circuit.Because the cross processing unit can only carry out cross processing to the signal of unified phase place, and certainly exist phase difference between the signal on each light direction, therefore needing a dual-port cache processor carries out buffer memory to adjust to unified phase place to the signal that obtains from the photoelectricity processing module.The function of interface circuit mainly is to carry out serial/parallel conversion, links to each other with audio processing modules with data processing module.In expense cross processing module, the cross processing unit be with programming device realize overhead signal intersection, straight-through, extract and insert operation, as FPGA (Field Programmable GateArray field programmable gate array) or EPLD (Erasable programmable logic device) circuit, wherein many with the realization of FPGA circuit.There is following deficiency in traditional overhead processing device: 1, each photoelectricity processing module or data, audio processing modules all have many data lines and expense to intersect extraction module to link to each other, so that circuit connects is complicated; 2, because the intersection of overhead signal, straight-through, extract and insert and need take a large amount of FPGA resources, so the cross processing unit cross-capacity of realizing with FPGA is little, and be difficult to accomplish complete choke free cross processing; 3, because each module all has only specific interface, so the very flexible that interface expands is incompatible between photoelectricity processing module and data, audio processing modules.If accomplish interface compatibility, all need connection at each interface with one group of special use, photoelectricity processing module of every increase or data, audio processing modules all will increase this group line, and it is very complicated to operate, inconvenience.
The objective of the invention is to propose a kind of circuit and connect simply, big capacity can be accomplished complete clog-free intersection, and have the overhead processing device based on the 64Kbps exchanges data of flexible extended interface.
The present invention proposes a kind of overhead processing device based on the 64Kbps exchanges data, comprises 64Kbps data exchange module, photoelectricity processing module, data processing module and audio processing modules; The 64Kbps data exchange module is to photoelectricity processing module, data processing module and audio processing modules tranmitting data register and frame pulse signal, and links to each other with above-mentioned three modules by the 2M data wire.
64Kbps data exchange module recited above is realized with special-purpose extensive exchange chip and auxiliary circuit thereof; Described each photoelectricity processing module comprises two dual-port cache processors and photoelectricity processing unit; The read-write clock of dual-port cache processor is 5.184MHZ and 2.048MHZ.
Data processing module recited above comprises interface circuit and data processing unit; Audio processing modules comprises interface circuit and audio treatment unit.
The present invention is described in further detail below in conjunction with accompanying drawing.
Fig. 1 is traditional SDH overhead processing device structural representation;
Fig. 2 is a SDH overhead processing device structural representation proposed by the invention;
Fig. 3 is a photoelectricity processing module schematic diagram;
Fig. 4 is a 64Kbps data exchange module schematic diagram;
Fig. 5 is data and audio processing modules schematic diagram.
Fig. 1 part had in front done explanation.As shown in Figure 2, overhead processing device comprises 64Kbps data exchange module, photoelectricity processing module, data processing module and audio processing modules; The 64Kbps data exchange module is to photoelectricity processing module, data processing module and audio processing modules tranmitting data register and frame pulse signal, and carries out communication by 2M data wire and above-mentioned three modules.Each photoelectricity processing module comprises two dual-port cache processors and photoelectricity processing unit; Data processing module comprises interface circuit and data processing unit; Audio processing modules comprises interface circuit and audio treatment unit.
Introduce apparatus of the present invention earlier and respectively form the function and the effect of module.As shown in Figure 3, the photoelectricity processing module comprises light/electricity, electricity/light conversion portion, the payload processing section, and overhead processing part and dual-port cache processor mainly are responsible for carrying out separating and synthesizing of light/electricity and electricity/light conversion and overhead signal.What light/electricity, electricity/light conversion portion were handled is the standard SDH signal of 155Mbps, 622Mbps or 2.5Gbps, and the light signal that it sends optical fiber here carries out light/electricity conversion, sends into payload and overhead processing part then.Payload and overhead processing are the processing to the SDH frame signal, and the expense that will be used for administering and maintaining extracts from the SDH frame structure, payload signal is gone here and there and and and string conversion, and the overhead signal that extracts 5.184Mbps is sent into the dual-port cache processor.Overhead signal also can be regarded parallel signal as, because what obtain when handling the SDH frame signal of 155Mbps is the serial code stream of 5.184Mbps, but what obtain when handling the SDH frame signal of 622Mbps is the parallel code stream of 4 5.184Mbps, and what obtain when locating the SDH frame signal of N reason 2.5Gbps is the code stream of 16 5.184Mbps.In the dual-port cache processor, from the expense code stream of 5.184Mbps, extract the byte of 32 64Kbps, become the signal of 2.048Mbps.Traditional overhead processing device is directly to give the cross processing module with the expense code stream of 5.184Mbps, in order to carry out cross processing, need carry out phase alignment to the data of each photoelectricity processing module in the cross processing module, promptly need a plurality of dual-port cache processors to carry out phase alignment, the present invention has moved on to the dual-port cache processor on the photoelectricity processing module and has realized.With the corresponding process in front is that the overhead signal after handling is synthesized the SDH frame signal with payload signal after the dual-port cache processor carries out the speed adjustment, then converts light signal to and is sent to other website by optical fiber.
The dual-port cache processor mainly carries out the conversion of phase place adjustment and speed.The clock signal of utilizing the 2.048MHZ that the 64Kbps data exchange module sends here is carried out the adaptive of speed and phase place to the signal of the 5.184Mbps that overhead processing part is sent, send data exchange module again.The dual-port cache processor allows the read-write clock asynchronous, the read-write clock is 5.184MHZ and 2.048MHZ in the device of the present invention, promptly extract 32 64Kbps bytes from 81 64Kbps overhead bytes, or 32 64Kbps bytes are inserted in the code stream of 81 64Kbps bytes, utilize buffer memory and the asynchronous purpose that reaches the conversion of phase place adjustment and speed of read-write clock.Frame pulse and clock that all dual-port cache processor unifications are sent here by data exchange module carry out the adjustment of phase place and speed, so that exchange processing with identical phase place.Extracting circuit and inserting circuit is independently, so each photoelectricity processing module comprises two independently dual-port cache processors.
The 64Kbps data exchange module adopts special-purpose extensive exchange chip and auxiliary circuit thereof to realize.As shown in Figure 4, data exchange module has comprised serial/parallel, parallel/serial function, and input, output are the 2Mbps data-signals of standard, contain the time slot of 32 64Kbps, can accomplish real choke free intersection, and is straight-through, extracts and insert and handle.In traditional overhead processing device, partly be subjected to the restriction of capacity with the cross processing of FPGA realization, because cross processing need take a large amount of FPGA resources, intersect if accomplish big capacity, then must use a plurality of fpga chips, not only make structure complicated more, and be difficult to accomplish clog-free intersection; Contribution of the present invention is the cross processing of the special-purpose extensive exchange chip that is used for time gas exchange in exchange field being introduced the SDH overhead processing, and this not only can solve the restriction of cross-capacity well, more can accomplish choke free cross processing.The special-purpose extensive exchange chip that uses at present has MT8985 (can accomplish the clog-free intersection of 128 * 128 64K), MT8986 (can accomplish the clog-free intersection of 256 * 256 64K), MT8980 (can accomplish the clog-free intersection of 256 * 256 64K), the MT90820 that disposal ability is stronger can accomplish the clog-free intersection of 2048 * 2048 64K, and this capacity that has not only improved cross processing has greatly more improved the quality of cross processing.The data wire of special-purpose extensive exchange chip is HW (Highway) holding wire of the 2Mbps of standard, becomes the data code flow of the unified 2.048Mbps of phase place behind the overhead signal process dual-port cache processor, enters exchange chip.If the speed bit stream of 2Mbps is promoted, as rise to 4Mbps or 8Mbps, the capacity of cross processing can further enlarge, and system only needs the 2MHZ clock of dual-port cache processor is risen to 4MHZ or 8MHZ, so the upgrading of system is very easily.
Fig. 5 is data and audio processing modules schematic diagram.As shown in Figure 5, data processing module and audio processing modules all comprise serial/parallel, parallel/serial circuit and user interface.Serial/parallel change-over circuit is finished serial/parallel translation function, converts the serial signal of 2 048Mbps the parallel signal of 64Kbps to, passes to corresponding user interface then; Data processing module outputs to data-interface, and audio processing modules outputs to analog interface.The read-write clock of serial/parallel change-over circuit is synchronous, and the work clock of data and audio processing modules is all provided by data exchange module.In traditional overhead processing device, the communication of data, audio processing modules and data exchange module is the data code flow of 5.184Mbps, is 2.048Mbps among the present invention.Their speed is mainly decided by the speed of photoelectricity processing module and data exchange module, and in order to improve compatibility, their interface rate is designed to consistent with the interface rate of photoelectricity processing module.Because data exchange module is fair plays to the signal in various sources, so the signal on each photoelectricity processing module can directly be crossed to data or audio processing modules; Equally, the signal of data or audio processing modules can directly be delivered to each photoelectricity processing module by data exchange module, and the light signal by SDH transmits, for the user provides various audio services flexibly and data service.Data processing unit and audio treatment unit be the extra data service and the audio service that provide for the user of processing and utilizing overhead byte respectively.It is that least unit is handled with 64K, the overhead signal of a plurality of 64K can be merged in case of necessity and use, for the user provides high-speed interface.
The present invention is incorporated into the Time Slot Switching Principle in the switch in the overhead processing of SDH, adopts special-purpose extensive exchange chip that the SDH overhead signal is handled.The present invention moves on to the photoelectricity processing modules implement with original dual-port cache processor in expense cross processing module, interface circuit is moved on on data processing module and the audio processing modules realize.Alleviated on the one hand the burden of expense cross processing module, on the other hand, made communication between expense cross processing module and photoelectricity processing module, data processing module and the audio processing modules adopt the 2Mbps data code flow of phase same rate and form.For the 64Kbps data exchange module, the 2Mbps data code flow that each module is sent here is an equality, puts on an equal footing in processing such as the intersection of inside, straight-through, extraction, insertions.The overhead byte that contains required extraction in the code stream that the photoelectricity processing module is sent here, HW line by 2Mbps after the cross processing of 64Kbps data exchange module is delivered to data processing module and audio processing modules, and data processing module and audio processing modules extract these overhead bytes again and change by the desired interface features of user from the 2Mbps code stream.Otherwise, after the various data that user interface provides are delivered to data processing module and audio processing modules, conversion also is inserted in the code stream of 2Mbps, deliver to the dual-port cache processor on the respective direction after intersecting through the 64Kbps data exchange module again, deliver on the optical fiber by the photoelectricity processing unit then through rate transition.
Because the HW line of the 2Mbps of same rate and form is mutually all adopted in photoelectricity processing module, data processing module and audio processing modules and the communication between the 64Kbps data exchange module in the device of the present invention, so has simplified circuit connection structure.Exactly because the communication between each module and the 64Kbps data exchange module is all adopted in a like fashion, make apparatus of the present invention have expansion interface flexibly, compatible between photoelectricity processing module, data processing module and the audio processing modules, when expanding, interface has great flexibility.In addition, because adopt the extensive exchange chip of special use to come the processing expenditure signal, thus can realize complete choke free intersection, lead directly to, extract and insert processing, and the processing capacity also increases greatly.For example, if use special-purpose extensive exchange chip MT90820, at system clock is under the situation of 2MHZ, this overhead processing device can provide the nearly clog-free intersection of 16 directions at most, promptly can simultaneously treated photoelectricity processing module, the number of data processing module and audio processing modules can reach 16; Can handle 16 overhead signal on the light direction at most, provide 256 overhead bytes about our station, be enough to satisfy user's demand.
Claims (6)
1. the overhead processing device based on the 64kbps exchanges data is characterized in that: comprise 64kbps data exchange module, photoelectricity processing module, data processing module and audio processing modules; The 64kbps data exchange module is to photoelectricity processing module, data processing module and audio processing modules tranmitting data register and frame pulse signal, and links to each other with above-mentioned three modules by the 2M data wire.
2. a kind of overhead processing device based on the 64kbps exchanges data as claimed in claim 1 is characterized in that: described 64kbps data exchange module is realized with special-purpose extensive exchange chip and auxiliary circuit thereof.
3. a kind of overhead processing device based on the 64kbps exchanges data as claimed in claim 1 is characterized in that: described each photoelectricity processing module comprises two dual-port cache processors and photoelectricity processing unit.
4. a kind of overhead processing device based on the 64kbps exchanges data as claimed in claim 3 is characterized in that: the read-write clock of described dual-port cache processor is 5.184MHZ and 2.048MHZ.
5. a kind of overhead processing device based on the 64kbps exchanges data as claimed in claim 1, it is characterized in that: described data processing module comprises interface circuit and data processing unit.
6. a kind of overhead processing device based on the 64kbps exchanges data as claimed in claim 1, it is characterized in that: described audio processing modules comprises interface circuit and audio treatment unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB991230876A CN1140072C (en) | 1999-12-10 | 1999-12-10 | Overhead processing device based on 64 kbps data exchange |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB991230876A CN1140072C (en) | 1999-12-10 | 1999-12-10 | Overhead processing device based on 64 kbps data exchange |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1273464A true CN1273464A (en) | 2000-11-15 |
| CN1140072C CN1140072C (en) | 2004-02-25 |
Family
ID=5282791
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB991230876A Expired - Fee Related CN1140072C (en) | 1999-12-10 | 1999-12-10 | Overhead processing device based on 64 kbps data exchange |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1140072C (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100336370C (en) * | 2005-02-25 | 2007-09-05 | 西安邮电学院 | SDH frame header detection and data rearrangement circuit |
| CN100388701C (en) * | 2002-10-24 | 2008-05-14 | 华为技术有限公司 | Auxiliary data port device in synchronous digital system and its communication method |
| CN102237943A (en) * | 2010-04-26 | 2011-11-09 | 中兴通讯股份有限公司 | Method and device for processing optical transmission frame overhead |
| CN106788856A (en) * | 2016-11-04 | 2017-05-31 | 黄勇 | A kind of full granularity of multi-service based on SDH and MSTP technologies intersects intelligent cut-in method and system |
-
1999
- 1999-12-10 CN CNB991230876A patent/CN1140072C/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100388701C (en) * | 2002-10-24 | 2008-05-14 | 华为技术有限公司 | Auxiliary data port device in synchronous digital system and its communication method |
| CN100336370C (en) * | 2005-02-25 | 2007-09-05 | 西安邮电学院 | SDH frame header detection and data rearrangement circuit |
| CN102237943A (en) * | 2010-04-26 | 2011-11-09 | 中兴通讯股份有限公司 | Method and device for processing optical transmission frame overhead |
| CN102237943B (en) * | 2010-04-26 | 2014-09-10 | 中兴通讯股份有限公司 | Method and device for processing optical transmission frame overhead |
| CN106788856A (en) * | 2016-11-04 | 2017-05-31 | 黄勇 | A kind of full granularity of multi-service based on SDH and MSTP technologies intersects intelligent cut-in method and system |
| CN106788856B (en) * | 2016-11-04 | 2019-02-26 | 黄勇 | A kind of full granularity of multi-service based on SDH and MSTP technology intersects intelligent cut-in method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1140072C (en) | 2004-02-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4797589A (en) | Dynamically reconfigurable time-space-time digital switch and network | |
| US5859846A (en) | Fully-interconnected asynchronous transfer mode switching apparatus | |
| AU632729B2 (en) | A resource-decoupled architecture for a telecommunications switching system | |
| CN1010539B (en) | Method and device for exchanging with mixing-type groups | |
| CA2332399C (en) | Line card for supporting circuit and packet switching | |
| JPS63284654A (en) | Protocol engine | |
| US4965787A (en) | Methods and apparatus for multiplexing sub-rate channels in a digital data communication system | |
| US6658006B1 (en) | System and method for communicating data using modified header bits to identify a port | |
| JP2004529594A (en) | Data transmission method and apparatus | |
| CN1140072C (en) | Overhead processing device based on 64 kbps data exchange | |
| CN100372252C (en) | Method and system of primary/standby selection and zero-loss switching for asynchronous signals | |
| CN106487471A (en) | A kind of method that low order intersection is carried out to Large Volume Data using FPGA | |
| CN201690461U (en) | Multichannel DCC communication processing system | |
| CN104038851B (en) | Sub- Rate mapping for lowest-order Optical Data Units | |
| CN1076914C (en) | Plug-in sharer for optical digital transmission equipment | |
| CN100433672C (en) | Method of flow-concourse and flow-distribution in multi speed rates synchronous digital network and device | |
| JP2938294B2 (en) | Subrate control channel switching method | |
| CN1317842C (en) | Super large-scale cross connection device and method used for synchronous digital transmission system | |
| CN1093727C (en) | synchronous digital sequence space division cross connection equipment | |
| EP0368501A1 (en) | Cross-connecting system | |
| CN101674497B (en) | Method and device for high capacity crossing of optical channel data units | |
| CN101621715B (en) | Data crossing method and device | |
| CN1226773A (en) | System communication control device for synchronous digit transferring arrangement | |
| CN207339868U (en) | Realize that SDH low-order and high-orders mix cross system based on FPGA | |
| US7184662B2 (en) | Switching network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: ZTE CO., LTD. Free format text: FORMER NAME OR ADDRESS: SHENZHENG CITY ZTE CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: 518057 Zhongxing building, science and technology south road, Nanshan District hi tech Industrial Park, Guangdong, Shenzhen Patentee after: ZTE Corporation Address before: 518057 Zhongxing building, science and technology south road, Nanshan District hi tech Industrial Park, Guangdong, Shenzhen Patentee before: Zhongxing Communication Co., Ltd., Shenzhen City |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040225 Termination date: 20171210 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |