CN1233178C - Method for controlling upward and downward electric process and its equipment - Google Patents
Method for controlling upward and downward electric process and its equipment Download PDFInfo
- Publication number
- CN1233178C CN1233178C CN 02128925 CN02128925A CN1233178C CN 1233178 C CN1233178 C CN 1233178C CN 02128925 CN02128925 CN 02128925 CN 02128925 A CN02128925 A CN 02128925A CN 1233178 C CN1233178 C CN 1233178C
- Authority
- CN
- China
- Prior art keywords
- reference voltage
- field effect
- effect transistor
- voltage value
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Control Of Voltage And Current In General (AREA)
Abstract
The present invention discloses a method for controlling upward and downward electric processes and equipment thereof, wherein the method comprises the following steps: A, respective reference voltage values of an upward and a downward electric waveforms are provided; B, each reference voltage value and a sampling value of current output voltage of a field effect transistor are compared and a comparison value is outputted; C, the comparison value in step B is operated and an operational result is used for controlling switch on and off of the field effect transistor, wherein the equipment comprises a programmable unit, a sampling circuit, a comparator, an integrator and the field effect transistor, wherein the comparator is used for receiving reference voltage outputted by the programmable unit and sampling voltage outputted by the sampling circuit for calculating difference values, and the integrator is used for integrating difference value voltage and controlling switch on and off of the field effect transistor. The equipment of the present invention can realize the design of the upward and the downward electric waveforms with any waveform without the need of changing circuit parameters. Moreover, an upward and a downward electric processes do not use a relay for switch, which can avoid generating overshooting.
Description
Technical field
The present invention relates to the communications field, refer to a kind of method and device of controlling upward and downward electric process especially.
Background technology
For general digital one-board, the normal power supply that uses relay to control tested test plate (panel) is opened relay Board Under Test is powered in production test procedure, and closed relay to Board Under Test down.But, because relay is a mechanical switch, so reed can bring big overshoot in the shake that contacts moment; Simultaneously relay realizes that the process of power-on and power-off control is too fast, can not satisfy the requirement that microwave device on the radio frequency veneer slowly carries out power-on and power-off and overshoot can not be arranged well, and then have the possibility that microwave device is damaged.
In order to solve the above problems, industry is released several different methods again, wherein modally is: the slow circuit that powers on, its basic comprising as shown in Figure 1.
The slow circuit that powers on of control power supply shown in Figure 1, field effect transistor Q1 wherein is a N channel enhancement metal-oxide field effect transistor, when powering on to Board Under Test, relay K 1 is got through, because the voltage of capacitor C 1 can not suddenly change, the gate source voltage of field effect transistor Q1 is zero, and field effect transistor Q1 is in cut-off state; Along with the input power supply charges by 1 pair of capacitor C of resistance R 1, the gate source voltage of field effect transistor Q1 increases gradually, increase to the conduction threshold of Q1 when voltage after, the raceway groove of Q1 begins conducting, along with the continuation of the gate source voltage of field effect transistor Q1 increases the complete conducting of raceway groove of last field effect transistor Q1.Field effect transistor Q1 is equivalent to the variable resistor of a resistance value with capacitor C 1 change in voltage in this process, and powered on moment is infinitely great, is reduced near null value gradually then.In following when electricity, relay K 1 is closed, capacitor C 1 discharge, the very fast outage of Board Under Test.
Though foregoing circuit can be realized slowly powering on to a certain extent, has following shortcoming:
1, owing to the power-on and power-off waveform is determined by control circuit parameter and Board Under Test parameter, so when needs change the power-on and power-off waveform, must revise circuit parameter.
2, because the power-on and power-off waveform can not design in advance, to select certain parameter, so can only just can judge whether to meet the demands through after the actual measurement, this can cause repetitive operation only.
Therefore 3,, can't realize special Waveform Design (if any step etc.) because the power-on and power-off waveform is the result of capacitor charge and discharge.
4, the power-on and power-off of power supply operation still realizes by relay, so still have the problem of power supply overshoot; The difference of the each jitter conditions of mechanical switch simultaneously can reduce the consistency of power-on and power-off waveform.
Summary of the invention
In view of the shortcoming of above-mentioned prior art, the invention provides a kind of method and device of control upward and downward electric process of control able to programme.
Method of the present invention is: field effect transistor is connected in the electric power loop with the control power-on and power-off, and key is may further comprise the steps:
A, provide and power on and following electrical waveform reference voltage value separately;
B, the sampled value of each above-mentioned reference voltage value and field effect transistor current output voltage is compared, and corresponding output one comparison value;
C, the comparison value among the step B is carried out computing, and operation result is used to control the break-make of field effect transistor.
Reference voltage value described in steps A and the step B is provided by working procedure by a Programmable Logic Controller.
According to said method:
Reference voltage value described in steps A and the step B is provided by working procedure by a Programmable Logic Controller.
Described reference voltage value is that basis powers on or the time point of following electrical waveform provides.
Sample voltage value described in the step B and current output voltage satisfy relation: V
f=m V
Out, V wherein
fThe expression sample voltage value, V
OutThe expression output voltage values, m is the sampling pressure ratio of sample circuit.
The reference voltage value of each time point correspondence of last electrical waveform increases gradually for starting from scratch, and satisfies relational expression: 0≤V
r≤ mV
In, V wherein
rRepresent reference voltage value, V
InRepresent input voltage value, m is the sampling pressure ratio of sample circuit; The reference voltage value of following each time point correspondence of electrical waveform satisfies relational expression: mV for reducing gradually up to zero
In＞V
r〉=0, V wherein
rRepresent reference voltage value, V
InRepresent input voltage value, m is the sampling pressure ratio of sample circuit.
Reference voltage value is the two-dimensional parameter of time and voltage described in steps A and the step B.
The comparison value among the step B is carried out computing be meant it carried out integral operation among the step C.
The inventive system comprises a field effect transistor that is used to control on/off that is connected with power supply, its design feature is also to comprise:
Programmable unit: output powers on and the reference voltage value of following each time point correspondence of electrical waveform;
Sample circuit: described field effect transistor current output voltage is sampled;
Comparator: the reference voltage value of input programmable unit output and the sampled value of sample circuit output, finish the difference of reference voltage and sampled voltage and calculate;
Integrator: receive the output difference voltage of comparator, above-mentioned difference voltage is carried out integral operation, the break-make of output integral voltage control field effect transistor.
Be connected to relay between described input power supply and the field effect transistor, in order to control the initialization of this device.
Described programmable unit comprises Programmable Logic Controller and digital-to-analogue (D/A) transducer, described programmable controller is by the digital signal of the reference voltage value of each time point correspondence of program control output power-on and power-off waveform, and described digital to analog converter converts this digital signal to analog signal.
The invention has the advantages that:
The value of digital-to-analogue conversion that 1, can be by providing each time point designs the power-on and power-off waveform, realizes program control.
2, can realize the power-on and power-off Waveform Design of random waveform, and not need to change circuit parameter.
3, upward and downward electric process does not use relay to switch, and avoids overshoot to produce.
Description of drawings
Fig. 1 realizes the circuit theory schematic diagram of power-on and power-off Waveform Control for the slow mode of powering in the prior art;
Fig. 2 controls the structured flowchart of the device of upward and downward electric process for the present invention;
Fig. 3 controls the flow chart of the method for upward and downward electric process for the present invention.
Embodiment
Method of the present invention is that field effect transistor is connected in the electric power loop with the control upward and downward electric process, providing corresponding as required powers on and the reference voltage value of following each time point correspondence of electrical waveform, to power on then or down the sampled value of corresponding each reference voltage value of electricity and field effect transistor current output voltage compare, the difference of relatively back output is carried out integral operation, the integral voltage of output outputs to the grid of field effect transistor, with the break-make of control field effect transistor.See also flow chart shown in Figure 3.
The inventive system comprises: programmable unit is used to export and powers on and the reference voltage value of following each time point correspondence of electrical waveform; Sample circuit is sampled to the field effect transistor current output voltage; Comparator, the reference voltage value of input programmable unit output and the sampled value of sample circuit output are finished the difference of reference voltage and sampled voltage and are calculated; Integrator receives the output difference voltage of comparator, and the difference voltage of comparator output is carried out integral operation, the break-make of output integral voltage control field effect transistor.
With reference to figure 2, present embodiment is that example illustrates basic principle of the present invention with 5 volts of power supply power-on and power-off control circuits.
Field effect transistor is selected N channel enhancement metal-oxide field effect transistor, and its characteristic is that gate source voltage is greater than threshold voltage V
T(V
T＞0) field effect transistor conducting the time.
Constitute the operational amplifier use ± 12V power supply of integrator, comparator, the grid step voltage that makes integrator to export enough to get through the field effect transistor raceway groove.
Its sampling pressure ratio of sample circuit is m, i.e. the output voltage V of field effect pipe
OutWith sampled voltage V
fSatisfy V
f=m*V
OutThe effect of relay K 1 is to guarantee not have in the circuit initialization procedure voltage output, and after initialization was finished, relay K 1 was in attracting state all the time, realizes powering on of Board Under Test by the raceway groove of getting through field effect transistor; By closing the raceway groove of field effect transistor, realization is following to Board Under Test.Sample circuit can be realized by the resistance of two series connection.
The closed loop of being made up of field effect transistor, sample circuit, comparator and integrator realizes the control of power-on and power-off waveform, and digital-to-analogue conversion provides each reference voltage constantly, and reference voltage value is the two-dimensional parameter of time and voltage.The principle of its closed-loop control is:
In upward and downward electric process, a Programmable Logic Controller provides by working procedure and powers on and the digital signal of the reference voltage value of following each time point correspondence of electrical waveform, and digital to analog converter (D/A) is converted into corresponding aanalogvoltage output.Comparator is finished the output voltage V of digital-to-analogue conversion
rWith sampled voltage V
fDifference calculate, integrator then carries out integration to this difference voltage.Work as V
r＞V
fThe time, the integral voltage of integrator output increases, and the gate source voltage of field effect transistor increases, and raceway groove is tending towards conducting, and electric current increases, and output voltage increases; Work as V
r＜V
fThe time, the integral voltage of integrator output reduces, and the gate source voltage of field effect transistor reduces, and raceway groove is tending towards closing, and the field effect transistor electric current reduces, and output voltage reduces; Work as V
r=V
f, circuit reaches balance, and integrator stops integration, and output voltage is in stable state.For given digital-to-analogue conversion reference voltage V
r, this circuit can finally be adapted to poised state, makes output voltage satisfy V
Out=V
r/ m.
Its concrete course of work is:
1, initialization procedure:
1) behind the control circuit electrification reset, relay K 1 acquiescence is in open mode
2) correct digital-to-analogue conversion initial voltage V is set
r=0, guarantee that field effect transistor is in cut-off state in 1 adhesive moment of relay K
3) control relay K1 adhesive
The control power up describes in detail:
1) provide electrical waveform one reference voltage value V by the programmable controller working procedure
1, promptly this moment V
r=V
1＞0, because the sampled voltage V of this moment
f=0, the comparator output voltage is V
f-V
1＜0, integrator carries out integration to this difference voltage, integral voltage V
gBegin to increase by zero, work as V
gVoltage increases to when making the field effect transistor gate source voltage surpass the field effect transistor on state threshold voltage, and field effect transistor begins conducting, then output voltage V
OutBegin to rise sampled voltage V by zero
fAlso begin to rise by zero, the comparator output voltage is V
f-V
1Difference reduces gradually, and the slope that integrator voltage rises reduces gradually, up to V
f-V
1=0 o'clock, integrator voltage no longer increased, and circuit is in poised state, at this moment output voltage
2) provide electrical waveform next reference voltage value V by the programmable controller working procedure
2, promptly this moment V
r=V
2, in like manner can get, the stable back of circuit output voltage is:
3) continuing to be provided with reference voltage makes it equal V respectively
3, V
4... ..V
N-2, V
N-1, V
n, then can obtain output voltage with V
rThe curve of change in voltage.
4) work as V
r=V
n=m*V
InThe time, output voltage V
Out=V
In
During the complete conducting of field effect transistor, the conducting resistance of field effect transistor is very little, so the voltage difference of field effect transistor source between leaking can be ignored.
Control electric process down describes in detail:
1) provide down electrical waveform one reference voltage value V by the programmable controller working procedure
1', promptly this moment V
r=V
1' and satisfy V
1'＜m*V
In, then the comparator output voltage is V
f-V
1'＞0, then integrator output voltage begins to reduce, and the field effect transistor gate source voltage reduces, and the conducting electric current reduces, and output voltage reduces, sampled value V
fV is worked as in corresponding reduction
f-V
1'=0, integrator stops integration, and circuit is in stable state.2) continue to reduce reference voltage V
r, until V
r=0, then field effect transistor changes cut-off state into by conducting gradually, and output voltage is zero the most at last.Situation is identical when powering on, and also can obtain output voltage with V
rThe curve of change in voltage.
From on can find out, be that may command powers on and following electrical waveform by the voltage reference value that changes Programmable Logic Controller output, satisfying different needs, and need not change the parameter of element in the circuit.
Claims (11)
1, a kind of method of controlling upward and downward electric process is connected in field effect transistor in the electric power loop in the method with the control power-on and power-off, it is characterized in that may further comprise the steps:
A, provide and power on and following electrical waveform reference voltage value separately;
B, the sampled value of each above-mentioned reference voltage value and field effect transistor current output voltage is compared, and corresponding output one comparison value;
C, the comparison value among the step B is carried out computing, and operation result is used to control the break-make of field effect transistor.
2, the method for control upward and downward electric process as claimed in claim 1 is characterized in that: the reference voltage value described in steps A and the step B is provided by working procedure by a Programmable Logic Controller.
3, the method for control upward and downward electric process as claimed in claim 2 is characterized in that: described reference voltage value is that basis powers on or the time point of following electrical waveform provides.
4, the method for control upward and downward electric process as claimed in claim 3 is characterized in that: sample voltage value described in the step B and current output voltage satisfy relation: V
f=mV
Out, V wherein
fThe expression sample voltage value, V
OutThe expression output voltage values, m is the sampling pressure ratio of sample circuit.
5, the method for control upward and downward electric process as claimed in claim 3 is characterized in that: the reference voltage value of going up each time point correspondence of electrical waveform increases gradually for starting from scratch, and satisfies relational expression: 0≤V
r≤ mV
In, V wherein
rRepresent reference voltage value, V
InRepresent input voltage value, m is the sampling pressure ratio of sample circuit.
6, the method for control upward and downward electric process as claimed in claim 3 is characterized in that: the reference voltage value of each time point correspondence of following electrical waveform satisfies relational expression: mV for reducing gradually up to zero
In＞V
r〉=0, V wherein
rRepresent reference voltage value, V
InRepresent input voltage value, m is the sampling pressure ratio of sample circuit.
7, the method for control upward and downward electric process as claimed in claim 1 is characterized in that: reference voltage value is the two-dimensional parameter of time and voltage described in steps A and the step B.
8, the method for control upward and downward electric process as claimed in claim 1 is characterized in that: the comparison value among the step B is carried out computing be meant it is carried out integral operation among the step C.
9, a kind of device of controlling upward and downward electric process comprises that one is connected with power supply with the field effect transistor of control on/off, it is characterized in that also comprising:
Programmable unit: output powers on and the reference voltage value of following each time point correspondence of electrical waveform;
Sample circuit: described field effect transistor current output voltage is sampled;
Comparator: the reference voltage value of input programmable unit output and the sampled value of sample circuit output, the difference voltage of output reference voltage and sampled voltage;
Integrator: receive the difference voltage of comparator output, this difference voltage is carried out integral operation, the break-make of output integral voltage control field effect transistor.
10, the device of control upward and downward electric process as claimed in claim 9 is characterized in that: be connected to relay between described input power supply and the field effect transistor, in order to control the initialization of this device.
11, the device of control upward and downward electric process as claimed in claim 10, it is characterized in that: described programmable unit comprises Programmable Logic Controller and digital-to-analogue (D/A) transducer, described programmable controller is by the digital signal of the reference voltage value of each time point correspondence of program control output power-on and power-off waveform, and described digital to analog converter converts this digital signal to analog signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02128925 CN1233178C (en) | 2002-08-21 | 2002-08-21 | Method for controlling upward and downward electric process and its equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02128925 CN1233178C (en) | 2002-08-21 | 2002-08-21 | Method for controlling upward and downward electric process and its equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1477882A CN1477882A (en) | 2004-02-25 |
| CN1233178C true CN1233178C (en) | 2005-12-21 |
Family
ID=34143883
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 02128925 Expired - Fee Related CN1233178C (en) | 2002-08-21 | 2002-08-21 | Method for controlling upward and downward electric process and its equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1233178C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100449924C (en) * | 2006-08-07 | 2009-01-07 | 深圳市计量质量检测研究院 | Digital high-voltage generator with any wave form |
| CN103182944B (en) * | 2011-12-30 | 2015-03-25 | 上海汽车集团股份有限公司 | Power-up and power-down management method of hybrid electric vehicle |
| CN106980561B (en) * | 2017-05-27 | 2021-01-29 | 苏州浪潮智能科技有限公司 | Power-on and power-off test system and method thereof |
| CN107611050B (en) * | 2017-09-26 | 2020-10-16 | 上海华虹宏力半导体制造有限公司 | Wafer testing method |
-
2002
- 2002-08-21 CN CN 02128925 patent/CN1233178C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1477882A (en) | 2004-02-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102111071B (en) | DC-DC converter and controlling method thereof, and display device using the same | |
| CN102097831B (en) | Charging/discharging control circuit, method and battery system | |
| CN1767338A (en) | Controller for a DC to DC converter having linear mode and switch mode | |
| CN103580456B (en) | Switching Power Supply control method and control circuit and the Switching Power Supply with this control circuit | |
| CN107565933B (en) | High-voltage pulse power supply parameterization device and method | |
| KR101886831B1 (en) | Direct drive waveform generator | |
| CN103855928B (en) | Multifunctional digital pulse width modulation controller | |
| CN105743329A (en) | IGBT shunt-wound dynamic current-sharing circuit and control method | |
| CN1233178C (en) | Method for controlling upward and downward electric process and its equipment | |
| CN106300964B (en) | Independent charge and discharge sequential single-inductance double-output switch converters method for controlling frequency conversion and its device | |
| CN105763032A (en) | Electronic device and control method thereof | |
| CN106253666B (en) | Single-inductance double-output switch converters method for controlling frequency conversion and its control device | |
| CN110492744B (en) | Constant power load control method and circuit applied to DC-DC converter | |
| CN2870287Y (en) | PWM switch power-supply upper-down electric control circuit and PWM switch power-supply system | |
| CN103151008B (en) | Scanning circuit for generating cutting angle signal, liquid crystal panel and cutting angle signal generation method | |
| CN1908740A (en) | Converter controller having feedforward compensation, converting system and method for controlling same | |
| CN101350621A (en) | A/D converter | |
| CN101075740A (en) | Multi-phase pulse-width modulator for loading current balance and its pulse delayed unit | |
| CN113114172A (en) | Circuit and device for controlling duty ratio of PWM signal | |
| CN1627224A (en) | Switching regulator | |
| CN1909349A (en) | Voltage booster circuit with impulse-width modulation amplitude limiting controller and its controlling method | |
| CN1601412A (en) | Method and circuit for controlling time sequence of power supplying | |
| CN1625031A (en) | Inrush current prevention circuit for dc-dc converter | |
| CN1610234A (en) | UPS inverter and its pulse width modulation dead-zone compensation method | |
| CN1909354A (en) | Starting circuit for power converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20051221 Termination date: 20200821 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |