CN1222016A - Apparatus for analyzing status of high speed channel board in information communications processing system - Google Patents
Apparatus for analyzing status of high speed channel board in information communications processing system Download PDFInfo
- Publication number
- CN1222016A CN1222016A CN98123175A CN98123175A CN1222016A CN 1222016 A CN1222016 A CN 1222016A CN 98123175 A CN98123175 A CN 98123175A CN 98123175 A CN98123175 A CN 98123175A CN 1222016 A CN1222016 A CN 1222016A
- Authority
- CN
- China
- Prior art keywords
- hscb
- status information
- data
- information data
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/06—Management of faults, events, alarms or notifications
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention analyzes each status of high speed channel board (HSCB) in information communications processing system for constituting a form for describing each HSBC structure of ICPS, the form has a channel idntities (ID) distributing to each channel of each HSCB and status message data for expressing status of each channel. Then each HSCB is monitored by sequence given according to HSSF and detects if the channel ID corresponding to the sequence matches with the channel ID of HSCB form, if has a matching channel ID, status message data corresponding to thereof is brought out and analyzed to output message for expressing analysis result.
Description
The present invention relates to a kind of information communications processing system (ICPS), particularly relate to a kind of equipment that is used for analyzing the high-speed channel platform (HSCB) that is included in ICPS.
Developed a kind of ICPS and come integrated and management (PSTN) communication network, such as common user's telephone network, packet communication network, internet, network management system and similar network.
Integrated for communication network, traditional ICPS is in conjunction with wherein a telephone network access system (TNAS), a packet network access system (PNAS), a network of workstations access system (WNAS) and an operation and a supervising the network access system (ONAS).The function of the access system among the ICPS is as the interface to their corresponding networks.In other words, TNAS and PNAS interface, PNAS and packet communication network interface.WNAS and internetwork interface and ONAS and network management system interface.
ICPS also is combined with a high speed switching fabric (HSSF), and the latter comprises a high speed board (HSSB) and a plurality of high-speed channel platform (HSCB), the communication service and the swap data of the high speed between ICPS control access system.Each of HSSB and HSCB all is connected to a corresponding access system by high speed (H) bus, and this high-speed bus transmits the data of packets of information unit at the two; And HSSB also is connected to each HSCB through the H bus.
But, in traditional ICPS with above-mentioned HSCB that mentions, may be because the fault of arbitrary HSCB or misoperation and communication disruption takes place at ICPS.Therefore, need the state of each HSCB of analysis to come to manage them based on analysis result.So far there is not known ICPS to have such analysis and control ability as yet.
Therefore main purpose of the present invention is to provide a kind of state of each HSCB that comprises among the ICPS of analyzing effectively so that manage the equipment of described HSCB based on analysis result.
According to the present invention, a kind of equipment is provided, be used for the information communications processing system (ICPS) of high speed switching fabric (HSSF), this treatment system comprises a high speed board (HSSB) and a plurality of high-speed channel platform (HSCB), this equipment comprises:
Be used for construction and describe the device of table of structure of each HSCB of ICPS, wherein this table has a gap marker (ID), and this sign indicates the passage that is assigned to described each HSCB; This table also has the status information data of the state of described each passage of expression;
The sequence period ground that is used for providing according to ICPS monitors each HSCB and checks the device that whether is complementary with the passage ID of the table of described each HSCB corresponding to the passage ID of each HSCB of this order; And
A kind of device, if having the passage ID of a coupling at least, take out in the table with a described corresponding status information data of coupling passage and analyze the status information data of taking out information with output expression analysis result.
Above and other objects of the present invention and feature from following in conjunction with the accompanying drawings to becoming clearer the description of the preferred embodiments of the present invention.
Fig. 1 is the block diagram according to new ICPS of the present invention; And
Fig. 2 is the more detailed block diagram of the HSSF in the presentation graphs 1.
With reference to Fig. 1, the schematic block diagram according to new ICPS 200 of the present invention is provided, be used for analyzing the state of the HSCB of the HSSF 50 that is included in ICPS 200.ICPS 200 is made of two types system: network system and network access system.In Fig. 1, access system, the signal of TNAS10, PNAS20, WNAS30 and being described property of ONAS40 is for simple and because they and the present invention do not have the details of their corresponding network system of direct relation is omitted.Corresponding network service can comprise PSTN, packet communication network, internet and network management system.More specifically, TNAS10 and PSTN interface, PNAS20 and packet communication network interface.WNAS30 and internetwork interface, ONAS40 and network management system interface.
Moreover, in Fig. 1, HSSF50 be incorporated among the ICPS200 so as arbitration and with at a high speed between network system by corresponding access system switching packets cell data.In addition, read to be included in the state information of each HSCB wherein to HSSF50 periodicity and succession and analyze this state information so that analysis result is sent to local operation and control management system (LOMS) 60 by ONAS40.LOMS60 is used as a network management system, and it manages corresponding each HSCB from HSSF50 through ONAS40 receiving and analyzing result and based on this analysis result.The analysis result of each HSCB is also shown on the display unit of LOMS60 so that the operator of ICPS200 can be by managing that HSCB with reference to the analysis result that shows effectively.The details of HSSF50 will be described below with reference to figure 2 and Fig. 1 concurrently.
Forward Fig. 2 to, Fig. 2 provides the more detailed block diagram of the HSSF50 shown in Fig. 1.HSSF50 comprises HSSB70 and a plurality of HSCB (for example HSCB100), and wherein HSSB70 has a bus control device 80, a state analysis device 86 and a platform simulator 90.In a preferred embodiment of the present invention, M and H bus are used for ICPS200.In other words, between the M bus back of HSSB70 and HSCB100 couple the data have state information between the two, to transmit mutually, and the H bus is with bus control device 80 and a corresponding access system shown in Figure 1 couples and also HSSB70 and HSCB110 are coupled with in the two transmission packets of information cell data.
More specifically, the M bus comprises a data/address bus 51, transmits the data with the state information that is used for Management IC PS; Address bus 52 is used to transmit the required address of action type of selecting a requirement; With a control bus 53, be used for communications of control data.Especially, address bus 52 is used for HSSB70 and is transmitted in a plurality of passages of distributing to this HSCB100 and selects a required address of passage that requires to be used to manage and transmit the address of collecting necessary management information needs.Control bus 53 can be divided into three class bus: HPAS, HWR and HPDTACK, they transmit respectively show the address whether effectively control data, show the control data of the response that data transmit and be used to control the control data of read and write operation.
The address that is generated by platform simulator 90 or HSCB100 on the address bus 52 is made of for example 32 b0-b31, wherein in these positions, b8-b31 position (not shown) on the local bus of HSSF50 is activated, and the b0-b7 position is activated on the address bus 52 of M bus.In the address of b0-b31 position, the bright action type of distributing to each passage of HSCB100 of b8-b31 bit table.For example, if the b8-b31 position is 16 systems " 2F5000 ", show that then action type is to analyze the passage that provides in all passages.The B7 position is usefulness not, and the b1-b6 position is used to indicate the gap marker (ID) of one of 64 passages, the b0 position indicate from/to STAT register 106 read/write status information data.Release by above, in a preferred embodiment of the invention, by utilizing the b0-b6 position in the address, the information that the state of representing HSCB100 and each passage wherein just may be provided to the platform simulator 90 of HSSB70 is so that state analysis device 86 can be analyzed this information.
On the other hand, bus control device 80 among the HSSB70 comprises a buffer 81 and a bus control unit 84, wherein the Writing/Reading control signal sent from bus control unit 84 of packets of information cell data on the temporary transient storage of the buffer 81 H buses and response and export the data of storage.Platform simulator 90 comprises three buffer 91-93, decoder 94, gap marker (CHID) register 95 and state (STAT) register 96.HSCB100 has the structure identical with platform simulator 90, and wherein HSCB100 comprises three buffer 101-103, decoder 104, CHID register 105 and STAT register 106.
Particularly, in HSCB100, CHID register 105 memory allocation are given the passage ID of the passage of HSCB100.Also store it in the CHID register 105 address that decoder 104 decoding activates on the address bus 52 of M bus.STAT register 106 is stored the data that comprise one group of state information as mentioned above.For example, the data of STAT register 106 storages 4 bytes, these data comprise the state information of the byte 1 that b0-b7 constitutes, this byte is a least important byte in 4 bytes.According to the present invention, in the b0-b7 position of state information, the active state of the arbitration function on the b0 bit representation H bus, b1 represents the state of the house dog (not shown) among the HSCB 100, the b2 bit representation is received the dummy status of the byte units data of data posterior bumper 101, the half-full state of the bright buffer 101 after sending data of b3 bit table, the bright dummy status of receiving the frame unit data of data posterior bumper 101 of b4 bit table, the for example independence of b7 bit representation HSCB100 or the state that adheres to, b5 and b6 position are not used.
In such structure, polling operation is carried out to the passage of distributing to HSCB100 in state analysis device 86 periodicity and succession ground.During polling operation, the passage ID on the address bus 52 that the CHID register 95 from platform simulator 90 provides in the address at first with the CHID register 105 of HSCB 100 in passage ID compare.If two passage ID are identical, STAT register 106 is activated, and the feasible status information data that is stored in the STAT register 106 responds this address and process buffer 101 is exported on the data/address bus 51 of M bus.So the status information data on the data/address bus 51 is sent to STAT register 96 through the buffer 91 in the platform simulator 90.
After receiving status information data, the state information updating that state analysis device 86 control STAT registers 96 usefulness of supervision aforesaid operations receive is stored in status information data wherein.Status information data in the STAT register 96 also is stored in the state analysis device 86 for the purpose of analyzing, just but upgrade it with the status information data that receives when analyzing.
Upgraded after the status information data in the STAT register 96, state analysis device 86 analysis of allocated are given the state of each passage of HSCB100.Particularly, be stored in the state analysis device 86 status information data at first with STAT register 96 in data updated compare.If comparative result is that two information are different, state analysis device 86 compares the corresponding position of two information datas again.If a different position is arranged in the b0-b7 of two information, then obtain one and show this not signal of coordination, wherein this signal is one of various different information of b0-b7 position, as mentioned above.For example, if different position is " b7 ", the value of the b7 in the response status information data that receive or that upgrade and obtain to show the independence of HSCB100 or the signal that adheres to then.If there is not different positions, will provide corresponding signal certainly.This signal provides ONAS40 and sends to the information of LOMS60 as the expression analysis result through the H bus, wherein analysis result information is displayed on the display unit of LOMS60, so that the Systems Operator can manage the further whole operation of HSCB100 and ICPS200.Although state analysis process not shown and explanation HSSB should notice that the analytic process of HSSB can be carried out in a similar fashion.As a result, the present invention can provide and utilize effective state analysis technology and analysis package is contained in each HSCB among the ICPS to manage each HSCB based on analysis result thus.
Though describe the present invention in conjunction with specific embodiments with show, but, in not breaking away from, can make multiple change and modification under the prerequisite of defined the spirit and scope of the present invention obviously as appended claim for those skilled in the art.
Claims (5)
1, a kind of equipment that is used to have the information communications processing system (ICPS) of high speed switching fabric (HSSF), this system comprises a high speed board (HSSB) and a plurality of high-speed channel platform (HSCB), the said equipment is used to analyze the state of each HSCB, and the said equipment comprises:
Be used for construction and describe the device of table of structure of each HSCB of ICPS, wherein this table has the gap marker (ID) that a sign indicates the passage that is assigned to described each HSCB, also has the status information data of the state of described each passage of expression;
The sequence period ground that is used for providing according to ICPS monitors each HSCB and checks the device that whether is complementary with any passage ID that shows corresponding to the passage ID of each HSCB of this order; And
A kind of device, if having the passage ID of a coupling at least, take out in the table with described at least one corresponding status information data of coupling passage and analyze the status information data of taking out information with output expression analysis result.
2, according to the equipment of claim 1, wherein taking-up and analytical equipment comprise:
Be used to store the device of status information data of the status information data front of taking-up;
Whether identical be used for the status information data that will take out and the status information data of front compares with definite these two groups of status information data device; And
A kind of device, if these two groups of status information data are mutual different data, relatively the position of each correspondence in these two groups of status information data and based on the comparison the result generate the information of the state of the corresponding HSCB of expression.
3, according to the equipment of claim 2, this status information data 8 bit representations wherein.
4, according to the equipment of claim 3, wherein in 8 b0-b7 of status information data, the active state of the arbitration function on the b0 bit representation H bus, b1 represents the state of the house dog (not shown) among the HSCB 100, the b2 bit representation is received the dummy status of the byte units data of data posterior bumper 101, the half-full state of the bright buffer 101 after sending data of b3 bit table, the bright dummy status of receiving the frame unit data of data posterior bumper 101 of b4 bit table, the for example independence of b7 bit representation HSCB 100 or the state that adheres to, b5 and b6 position are not used.
5, according to the equipment of claim 1, also comprise the device that is used to show the information of representing analysis result.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR76963/97 | 1997-12-29 | ||
KR1019970076963A KR100252509B1 (en) | 1997-12-29 | 1997-12-29 | Fault Management Using M-bus in Switch Module of Mass Communication System |
Publications (1)
Publication Number | Publication Date |
---|---|
CN1222016A true CN1222016A (en) | 1999-07-07 |
Family
ID=19529402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN98123175A Pending CN1222016A (en) | 1997-12-29 | 1998-12-07 | Apparatus for analyzing status of high speed channel board in information communications processing system |
Country Status (2)
Country | Link |
---|---|
KR (1) | KR100252509B1 (en) |
CN (1) | CN1222016A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100428740C (en) * | 2006-01-17 | 2008-10-22 | 华为技术有限公司 | Informing method for attached circuit connection state in packet exchanging network and service device |
CN100433722C (en) * | 2006-01-23 | 2008-11-12 | 华为技术有限公司 | Method for recognizing multiple emulation service flow path |
CN102546112A (en) * | 2012-01-16 | 2012-07-04 | 瑞斯康达科技发展股份有限公司 | Data packaging method and device |
-
1997
- 1997-12-29 KR KR1019970076963A patent/KR100252509B1/en not_active IP Right Cessation
-
1998
- 1998-12-07 CN CN98123175A patent/CN1222016A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100428740C (en) * | 2006-01-17 | 2008-10-22 | 华为技术有限公司 | Informing method for attached circuit connection state in packet exchanging network and service device |
CN100433722C (en) * | 2006-01-23 | 2008-11-12 | 华为技术有限公司 | Method for recognizing multiple emulation service flow path |
CN102546112A (en) * | 2012-01-16 | 2012-07-04 | 瑞斯康达科技发展股份有限公司 | Data packaging method and device |
CN102546112B (en) * | 2012-01-16 | 2015-05-13 | 瑞斯康达科技发展股份有限公司 | Data packaging method and device |
Also Published As
Publication number | Publication date |
---|---|
KR19990056930A (en) | 1999-07-15 |
KR100252509B1 (en) | 2000-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7046668B2 (en) | Method and apparatus for shared I/O in a load/store fabric | |
CN1050917C (en) | Personal computer with programmable threshold fifo registers for data transfer | |
DE3851928T2 (en) | Control of asynchronous peripheral devices. | |
US4862350A (en) | Architecture for a distributive microprocessing system | |
US5845328A (en) | Method for ensuring data coherency for redundat storage by transferring copies of access requests from on-line storage to back-up storage | |
US20070098012A1 (en) | Method and apparatus for shared i/o in a load/store fabric | |
JPH0217818B2 (en) | ||
CN112003800B (en) | Method and device for exchanging and transmitting messages of ports with different bandwidths | |
CN1293494C (en) | Communication interface of master-slave type processor system | |
CN100489855C (en) | Apparatus and method for journaling database changes using minimized journal entries | |
CN1222016A (en) | Apparatus for analyzing status of high speed channel board in information communications processing system | |
Newport et al. | Communication processors | |
CN100395744C (en) | Method and system for realizing central control of central control unit to single board | |
US5561812A (en) | Data transmission system for transferring data between a computer bus and a network using a plurality of command files to reduce interruptions between microprocessors | |
JPH0392942A (en) | Storing method and accessing method for file | |
US5774745A (en) | Method and apparatus for writing and reading entries in an event status queue of a host memory | |
US20030093581A1 (en) | Telecommunications system architecture | |
EP0174446B1 (en) | distributed multiprocessing system | |
US5809561A (en) | Method and apparatus for real memory page handling for cache optimization | |
CN207882728U (en) | A kind of control system | |
CN1142495C (en) | Remote image monitoring server | |
CN2182427Y (en) | Double-unit tolerant apparatus for computer | |
CN1672144A (en) | Method and apparatus for preventing starvation in a multi-node architecture | |
US8054857B2 (en) | Task queuing methods and systems for transmitting frame information over an I/O interface | |
CN108132900A (en) | Interconnecting device, telecommunication system and data transmission method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: MERCURY CORP. Free format text: FORMER OWNER: DAEWOO TELECON LTD. Effective date: 20010620 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20010620 Address after: Inchon Applicant after: Mercury Corp. Address before: Inchon, Korea Applicant before: Daewoo Telecom Ltd. |
|
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |