CN117949804A - Test result determination method and device, ATE equipment and readable storage medium - Google Patents

Test result determination method and device, ATE equipment and readable storage medium Download PDF

Info

Publication number
CN117949804A
CN117949804A CN202211285457.2A CN202211285457A CN117949804A CN 117949804 A CN117949804 A CN 117949804A CN 202211285457 A CN202211285457 A CN 202211285457A CN 117949804 A CN117949804 A CN 117949804A
Authority
CN
China
Prior art keywords
comparison
comparison result
level
test
result
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202211285457.2A
Other languages
Chinese (zh)
Inventor
徐康成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiangdixian Computing Technology Chongqing Co ltd
Original Assignee
Xiangdixian Computing Technology Chongqing Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiangdixian Computing Technology Chongqing Co ltd filed Critical Xiangdixian Computing Technology Chongqing Co ltd
Priority to CN202211285457.2A priority Critical patent/CN117949804A/en
Publication of CN117949804A publication Critical patent/CN117949804A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832Specific tests of electronic circuits not provided for elsewhere
    • G01R31/2834Automated test systems [ATE]; using microprocessors or computers
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The present disclosure provides a test result determination method, apparatus, ATE device, and readable storage medium, the method comprising: grabbing test output of a designated row marked as a preset character in a vector row included in a determined test vector; comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings; determining a test result corresponding to the test output according to the first comparison result and the second comparison result; the test output is one of the first comparison level and the second comparison level. By the method, the error probability when the test result of the appointed row of the test vector is grabbed can be reduced.

Description

Test result determination method and device, ATE equipment and readable storage medium
Technical Field
The disclosure relates to the field of chip testing, and in particular relates to a test result determining method, a device, ATE equipment and a readable storage medium.
Background
The Digital Capture function is a common function when an ATE (Automatic Test Equipmen, automatic test equipment) device performs automatic test, and the main purpose of the function is to quickly Capture a test result of a specified pin of a tested chip in a specified row of a test vector after the test vector is executed, and directly output the test result, or convert the test result into a required format and output the test result, for example, convert analog data into Digital data and output the Digital data, or convert binary data into decimal data and output the decimal data. This function is widely used in many test items such as an EFUSE (electrically programmed fuse) test, an MBIST (memory built-in self test) test, and a Temperature Sensor (temperature sensor) test.
In the prior art, through the digital grabbing function of the ATE equipment, the test results of each appointed row of the test vector can be independently operated to grab the test results of the corresponding appointed row, but a large amount of manual operation can be introduced in the operation process, and the operation is complicated, so that when the test items with huge data grabbing requirements exist, the operation errors easily occur, the test data grabbing errors are caused, and the serious test quality accidents of the test result errors are caused.
Disclosure of Invention
The disclosure aims to provide a test result determining method, a device, ATE equipment and a readable storage medium, which can reduce the error probability when grabbing test results of a designated row of test vectors.
According to one aspect of the present disclosure, there is provided a test result determination method applied to an ATE device, the method comprising: grabbing test output of a designated row marked as a preset character in a vector row included in a determined test vector; comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings; determining a test result corresponding to the test output according to the first comparison result and the second comparison result; the test output is one of the first comparison level and the second comparison level.
In a possible implementation manner of the present disclosure, the determining, according to the first comparison result and the second comparison result, a test result corresponding to the test output includes: determining the level meaning corresponding to the comparison result used for representing the same two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output; or alternatively
And determining the level meanings with opposite level meanings corresponding to the comparison results used for representing the two objects to be compared which are different in the first comparison result and the second comparison result as the test result represented by the test output.
In a possible implementation manner of the present disclosure, the comparing the test output with a preset first comparison level and a preset second comparison level respectively includes: reading the first comparison level and the second comparison level; and comparing the test output with the first comparison level and the second comparison level respectively in sequence to obtain the first comparison result and the second comparison result which are orderly arranged.
In a possible implementation manner of the present disclosure, the method further includes: sequentially numbering the first comparison result and the second comparison result according to the arrangement sequence of the first comparison result and the second comparison result;
Correspondingly, the determining, according to the first comparison result and the second comparison result, a test result corresponding to the test output includes: screening out a target comparison result from the first comparison result and the second comparison result; and determining a test result corresponding to the test output according to the number of the target comparison result.
In a possible implementation manner of the present disclosure, numbers of the first comparison result and the second comparison result are sequentially incremented by 1 from 0, and when the target comparison result is a comparison result different from the first comparison result and the second comparison result and is used for representing two objects to be compared, determining a test result corresponding to the test output according to the number of the target comparison result includes: when the number of the target comparison result is determined to be even, determining that the test result corresponding to the test output is the level meaning of the second comparison level; and determining the level meaning of the first comparison level as the test result corresponding to the test output when the number of the target comparison result is determined to be an odd number.
In a possible implementation manner of the present disclosure, the method further includes: and converting the test result into a corresponding numerical value according to a preset conversion rule.
In one possible implementation of the present disclosure, the first comparison level is a high level, and the second comparison level is a low level; or the first comparison level is a low level and the second comparison level is a high level.
According to another aspect of the present disclosure, there is also provided a test result determination apparatus applied to an ATE device, the apparatus including: the device comprises a grabbing module, a comparing module and a determining module.
The grabbing module is used for grabbing test output of a designated row marked as a preset character when the designated row exists in a vector row included in the test vector;
the comparison module is used for comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings;
the determining module is used for determining a test result corresponding to the test output according to the first comparison result and the second comparison result; the test output is one of the first comparison level and the second comparison level.
In a possible implementation manner of the disclosure, the determining module is configured to determine, as the test result represented by the test output, a level meaning corresponding to a comparison result used to represent two identical objects to be compared in the first comparison result and the second comparison result; or determining the level meaning opposite to the level meaning corresponding to the comparison result used for representing the difference of the two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output.
In a possible implementation manner of the present disclosure, the comparing module is configured to read the first comparison level and the second comparison level; and comparing the test output with the first comparison level and the second comparison level respectively in sequence to obtain the first comparison result and the second comparison result which are orderly arranged.
In a possible implementation manner of the disclosure, the apparatus further includes a numbering module, configured to sequentially number the first comparison result and the second comparison result according to an arrangement sequence of the first comparison result and the second comparison result; correspondingly, the determining module is used for screening out a target comparison result from the first comparison result and the second comparison result; and determining a test result corresponding to the test output according to the number of the target comparison result.
In a possible implementation manner of the disclosure, the numbers of the first comparison result and the second comparison result are sequentially increased by 1 from 0, and when the target comparison result is the comparison result of which the first comparison result and the second comparison result are different, the target comparison result is used for representing two comparison results of which the objects to be compared are different; the determining module is used for determining that the test result corresponding to the test output is the level meaning of the second comparison level when the number of the target comparison result is determined to be even; and determining the level meaning of the first comparison level as the test result corresponding to the test output when the number of the target comparison result is determined to be an odd number.
In a possible implementation manner of the disclosure, the apparatus further includes a format conversion module, configured to convert the test result into a corresponding numerical value according to a preset conversion rule.
In one possible implementation of the present disclosure, the first comparison level is a high level, and the second comparison level is a low level; or the first comparison level is a low level and the second comparison level is a high level.
According to another aspect of the disclosure, there is also provided an ATE apparatus comprising a processor and a memory coupled to the processor, the memory having stored thereon a test result determination program executable by the processor, the test result determination program, when executed by the processor, being operable by the processor to: grabbing test output of a designated row marked as a preset character in a vector row included in a determined test vector; comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings; determining a test result corresponding to the test output according to the first comparison result and the second comparison result; the test output is one of the first comparison level and the second comparison level.
In a possible implementation of the present disclosure, the processor is configured to: determining the level meaning corresponding to the comparison result used for representing the same two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output; or alternatively
And determining the level meaning opposite to the level meaning corresponding to the comparison result used for representing the difference of the two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output.
In a possible implementation of the present disclosure, the processor is configured to: reading the first comparison level and the second comparison level; and comparing the test output with the first comparison level and the second comparison level respectively in sequence to obtain the first comparison result and the second comparison result which are orderly arranged.
In a possible implementation of the present disclosure, the processor is further configured to: sequentially numbering the first comparison result and the second comparison result according to the arrangement sequence of the first comparison result and the second comparison result; accordingly, the processor is configured to: screening out a target comparison result from the first comparison result and the second comparison result; and determining a test result corresponding to the test output according to the number of the target comparison result.
In a possible implementation manner of the disclosure, the numbers of the first comparison result and the second comparison result are sequentially increased by 1 from 0, and when the target comparison result is the comparison result of which the first comparison result and the second comparison result are different, the target comparison result is used for representing two comparison results of which the objects to be compared are different; the processor is used for determining that the test result corresponding to the test output is the level meaning of the second comparison level when the number of the target comparison result is determined to be even; and determining the level meaning of the first comparison level as the test result corresponding to the test output when the number of the target comparison result is determined to be an odd number.
According to another aspect of the present disclosure, there is also provided a readable storage medium having stored thereon a test result determination program that, when executed, implements the test result determination method in any one of the possible implementations described above.
Drawings
FIG. 1 is a flow chart of a test result determination method according to an embodiment of the present disclosure;
FIG. 2 is a schematic diagram of a test result determining apparatus according to an embodiment of the present disclosure;
Fig. 3 is a schematic diagram of an ATE device according to an embodiment of the present disclosure.
Reference numerals: 100-ATE equipment; 110-memory; 120-communication buses; 130-a processor; 140-other components; 400-test result determination means; 410-a grabbing module; 420-a comparison module; 430-determination module.
Detailed Description
Before describing embodiments of the present disclosure, it should be noted that:
some embodiments of the disclosure are described as process flows, in which the various operational steps of the flows may be numbered sequentially, but may be performed in parallel, concurrently, or simultaneously.
The terms "first," "second," and the like may be used in embodiments of the present disclosure to describe various features, but these features should not be limited by these terms. These terms are only used to distinguish one feature from another.
The term "and/or," "and/or" may be used in embodiments of the present disclosure to include any and all combinations of one or more of the associated features listed.
It will be understood that when two elements are described in a connected or communicating relationship, unless a direct connection or direct communication between the two elements is explicitly stated, connection or communication between the two elements may be understood as direct connection or communication, as well as indirect connection or communication via intermediate elements.
In order to make the technical solutions and advantages of the embodiments of the present disclosure more apparent, the following detailed description of exemplary embodiments of the present disclosure is provided in conjunction with the accompanying drawings, and it is apparent that the described embodiments are only some embodiments of the present disclosure, not all embodiments of which are exhaustive. It should be noted that, without conflict, the embodiments of the present disclosure and features of the embodiments may be combined with each other.
In general, a test vector includes a plurality of vector rows. For large SOCs (System on Chip), one test vector may include tens of thousands of vector rows.
In each test, a particular one or more vector rows correspond to a particular pin of the chip, i.e., the ATE device tests the particular pin of the chip by testing the particular one or more vector rows so that the test results of the particular one or more vector rows reflect the performance of the particular pin of the chip. Therefore, there is a need to grasp the test results of the specified vector row of the test vector.
In the prior art, through the digital grabbing function of the ATE equipment, the test results of each appointed row of the test vector can be independently operated so as to grab the test results of the corresponding appointed row. However, the self-contained digital capture function may introduce a number of human operations during execution, including but not limited to: manually marking a designated row in the test vector as "c"; in the test vector needing modification, right clicking to select 'NEW Setup'; selecting "Digital Capture" and clicking "Next" to create a new data Capture setting; clicking a 'Configurere' button to select pins Pin to be grabbed, setting which Pin data to be grabbed, and clicking 'Next'; setting a name for the rule of the grabbing, distinguishing the rule from grabbing tasks of other pins, and clicking 'Next'; setting parameters of the grabbing task, including: the data grabbing rule (parallel or serial), the number of bits to be skipped, the number of bits to be grabbed by one value, the number of bits to be grabbed by the other value, the number of bits to be skipped after reading the value of one Bit, the value of the next Bit, etc.
Therefore, the data grabbing function of the ATE equipment in the prior art can introduce a large amount of manual operation, and the operation is complicated, so that when aiming at the test item with huge data grabbing requirement, the test item is easy to operate and is wrong, and the test data grabbing error is caused, so that a serious test quality accident of a test result error is caused.
In order to improve the above-mentioned drawbacks, the present disclosure proposes a test result determining method for reducing complexity when capturing test results of a specified row of test vectors, thereby reducing error probability. The following description will be made with respect to a test result determination scheme to which the present disclosure relates.
In the disclosed embodiment, two comparison levels, a first comparison level R1 and a second comparison level R2, are defined in advance within the ATE equipment.
Wherein the first comparison level R1 and the second comparison level R2 represent levels of opposite meanings. For example, in some embodiments, the first comparison level R1 may be a high level high (abbreviated as H) and the second comparison level R2 may be a Low level Low (abbreviated as L); in other embodiments, the first comparison level R1 may be a low level L and the second comparison level R2 may be a high level H.
Of course, it should be noted that, in the embodiment of the present disclosure, the first comparison level R1 and the second comparison level R2 are globally quantified, that is, after the first comparison level R1 and the second comparison level R2 are set, the meaning of the level indicated by the first comparison level R1 in each stage is the same, and the meaning of the level indicated by the second comparison level R2 in each stage is the same.
In the embodiment of the present disclosure, when there is a need to grab a test result of a specified row included in the test vector, a tester may mark the specified row in the test vector in advance, where the content of the mark is a preset character, for example, "r. Of course, the preset character needs to be distinguished from the identification "c" of the digital grabbing function of the ATE equipment itself.
When the ATE equipment detects that a specified row marked as a preset character exists in a vector row included in the test vector, the test result determining method provided by the present disclosure can be started to capture the test result of the specified row of the test vector.
As shown in fig. 1, one embodiment of the present disclosure provides a test result determination method applied to ATE equipment, which may include:
s110: and grabbing test output of a specified row marked as a preset character in the vector row included in the determined test vector.
S120: and comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result.
It should be noted that in the embodiment of the present disclosure, the test output of the designated row is one of the first comparison level R1 and the second comparison level R2, and the test output of the same Pin in the same designated row is constant for the same Pin.
That is, the first comparison result of the test output of the specified row and the first comparison level R1 is one of "two objects to be compared are identical" and "two objects to be compared are not identical"; the second comparison result of the test output of the designated row and the second comparison level R2 is one of 'two objects to be compared are identical' and 'two objects to be compared are not identical'. And since the first comparison level R1 and the second comparison level R2 represent opposite levels, the first comparison result and the second comparison result represent opposite meanings.
S130: and determining a test result corresponding to the test output according to the first comparison result and the second comparison result.
In the embodiment of the disclosure, on the premise that the test result corresponding to the test output is not obtained, the test result corresponding to the test output can be determined through the first comparison result and the second comparison result.
In some embodiments, when two objects to be compared are the same, the comparison result corresponding to the two objects to be compared is output as Pass, and when the two objects to be compared are different, the comparison result corresponding to the two objects to be compared is output as Fail.
Now assume that the following scenario exists: on the premise that the first comparison level R1 is H and the second comparison level R2 is L, the first comparison result corresponding to the first comparison level R1 is Pass, and the meaning of the representation is that the test result corresponding to the test output is identical to the first comparison level R1; the second comparison result corresponding to the second comparison level R2 is Fail, meaning that the test result corresponding to the test output is opposite to the second comparison level R2.
Based on this, in some embodiments, after the first comparison result and the second comparison result are obtained, the level meaning corresponding to the comparison result for representing that two objects to be compared are identical (i.e. the output is Pass) in the first comparison result and the second comparison result may be determined as the test result represented by the test output.
In this embodiment, in the above-described assumed scenario, the level meaning H indicated by the first comparison level R1 corresponding to the first comparison result may be determined as the test result corresponding to the test output, and therefore, the test result corresponding to the test output of the specified row is H.
In addition, in other embodiments, after the first comparison result and the second comparison result are obtained, the level meaning opposite to the level meaning corresponding to the comparison result for representing that two objects to be compared are different (i.e. the output is Fail) in the first comparison result and the second comparison result may also be determined as the test result represented by the test output.
In this embodiment, in the above-described assumed scenario, the level meaning H opposite to the level meaning L indicated by the second comparison level R2 corresponding to the second comparison result may be determined as the test result corresponding to the test output, and therefore, the test result corresponding to the test output of the specified row is H.
From the foregoing, in the embodiments of the present disclosure, by defining two known amounts in advance, and then comparing the unknown amounts with the two known amounts, respectively, and based on which known amount the unknown amount is identical, a specific test result represented by the unknown amount can be determined. In the process, excessive manual operation is not needed, and compared with the prior art, the method has the advantages that a large number of manual operations are needed to be introduced to acquire the specific test result represented by the unknown quantity, so that the complexity is greatly reduced, and the error probability when the test result of the appointed row of the test vector is grabbed is reduced.
In addition, as can be seen from the foregoing description of the prior art, in the prior art, when determining the test result of the specified row of the test vector, a large amount of manual operations are introduced throughout the entire determination process, while in the embodiment of the present disclosure, a small amount of manual operations are introduced to mark the specified row of the test vector with preset characters, and subsequent operations are automatically performed by the ATE device. Since the efficiency of acquiring test results for a single designated row is improved, the efficiency of determining test results thereof can be significantly improved when a large number of designated rows are faced.
Of course, in some application scenarios, there may be multiple designated rows marked as preset characters in the same test vector.
Based on this application scenario, for each specified row, the test output required to grasp the specified row is compared with the first comparison level R1 and the second comparison level R2, respectively.
In some embodiments, in order to ensure that the comparison results are not disordered, and improve accuracy of the subsequently obtained test results, after the first comparison level R1 and the second comparison level R2 are read for each designated row, the test output may be sequentially compared with the first comparison level R1 and the second comparison level R2 according to a certain sequence, for example, the sequence of reading the first comparison level R1 and the second comparison level R2, so as to obtain the first comparison result and the second comparison result which are sequentially arranged.
For example, two level reading time points, respectively T1 and T2, may be preset for each designated row, and T1 is smaller than T2, and it is defined that for each designated row, the first comparison level R1 is read every time T1 arrives, and the second comparison level R2 is read every time T2 arrives. Then in this example, the read timing of the first comparison level R1 is earlier than the read timing of the second comparison level R2 for each specified row.
Correspondingly, when comparing, the test output is compared with the first comparison level R1 to obtain a first comparison result, and then the test output is compared with the second comparison level R2 to obtain a second comparison result, so that the first comparison result and the second comparison result which are orderly arranged are obtained, and the arrangement sequence of the first comparison result is prior to the second comparison result.
In some application scenarios, when there are multiple designated rows, in order to obtain test results of each designated row more quickly, after the first comparison result and the second comparison result which are orderly arranged are obtained, the first comparison result and the second comparison result may be numbered in sequence according to the arrangement sequence of the first comparison result and the second comparison result.
In some embodiments, the first comparison result and the second comparison result may be numbered sequentially from 0, and the latter number is increased by 1 compared to the former number.
As shown in table 1, for the case where there are two designated rows, the numbers of the first comparison result and the second comparison result which are sequentially arranged may be 0-1-2-3, respectively.
TABLE 1
Correspondingly, when determining the test result corresponding to the test output according to the first comparison result and the second comparison result, the target comparison result can be screened out from the first comparison result and the second comparison result; and then, according to the number of the target comparison result, quickly determining a test result corresponding to the test output.
Optionally, when the numbers of the first comparison result and the second comparison result are sequentially increased by 1 from 0, and when the target comparison result is a comparison result for indicating that two objects to be compared are different (Fail), determining, according to the number of the target comparison result, a test result corresponding to the test output may include: when the number of the target comparison result is determined to be even, determining the level meaning that the test result corresponding to the test output is the second comparison level; and determining the level meaning that the test result corresponding to the test output is the first comparison level when the number of the target comparison result is determined to be an odd number.
For the application scenario, referring to the content shown in table 1, when the target comparison result indicates that two objects to be compared are different (Fail), if Fail occurs in odd number (numbered 1), it indicates that Fail occurs in the second comparison level R2 (H), and it can be determined that the test result corresponding to the test output of the designated row (designated row 1) is the level meaning of the first comparison level R1 (L), that is, L; if the even number (number 2) indicates that the first comparison level R1 (L) indicates that the Fail occurs, the test result corresponding to the test output corresponding to the designated row (designated row 2) is determined as the level meaning of the second comparison level R2 (H), i.e., H.
Based on the above, after the designated rows are associated with the numbers of the first comparison results and the numbers of the second comparison results corresponding to the designated rows, the test results corresponding to the designated rows can be quickly determined according to the parity of the numbers of the target comparison results of the Fail, and the effect of improving the determination efficiency can be achieved for the application scenario in which a large number of test results of the designated rows need to be determined.
Optionally, when the numbers of the first comparison result and the second comparison result are sequentially increased by 1 from 0, and when the target comparison result is a comparison result for indicating that two objects to be compared are the same (Pass), determining, according to the number of the target comparison result, a test result corresponding to the test output may include: when the number of the target comparison result is determined to be even, determining the level meaning that the test result corresponding to the test output is the first comparison level; and determining the level meaning that the test result corresponding to the test output is the second comparison level when the number of the target comparison result is determined to be an odd number.
For the application scenario, referring to the content shown in table 1, when the target comparison result indicates that two objects to be compared are the same (Pass), if the object to be compared is the Pass, the odd-numbered object (numbered 3) indicates that the second comparison level R2 (H) is the Pass, and the test result corresponding to the test output of the designated row (designated row 2) can be determined as the level meaning of the second comparison level R1 (H), namely H; if the Pass occurs at the even number (number 0), the first comparison level R1 (L) is indicated as the Pass, and the test result corresponding to the test output of the designated row (designated row 1) is determined as the level meaning of the first comparison level R1 (L), i.e., L.
Based on the above, after the designated rows are associated with the numbers of the first comparison results and the numbers of the second comparison results corresponding to the designated rows, the test results corresponding to the designated rows can be quickly determined according to the parity of the numbers of the target comparison results of the Pass, and the effect of improving the determination efficiency can be achieved for the application scenario in which a large number of test results of the designated rows need to be determined.
In some application scenarios, after the test result of the designated row is obtained, if the Pin corresponding to the designated row has a data conversion requirement, the test result may be converted into a corresponding numerical value according to a preset conversion rule and then output. For example, there are 4 designated rows, and pins corresponding to the 4 designated rows are used for performing a temperature reading test, so after the test results of the 4 designated rows are obtained, L can be converted into 0, H can be converted into 1, and then the test results of the 4 designated rows can be converted into corresponding binary values for output according to a preset conversion rule. Of course, if the following requirement exists, the binary system can be converted into decimal system and then output.
In addition, referring to fig. 2, the embodiment of the disclosure further provides a test result determining apparatus 400, which is applied to an ATE device, the test result determining apparatus 400 may include: a grabbing module 410, a comparing module 420 and a determining module 430.
A grabbing module 410, configured to grab a test output of a specified row marked as a preset character when it is determined that the specified row exists in a vector row included in the test vector;
The comparison module 420 is configured to compare the test output with a preset first comparison level and a preset second comparison level, respectively, to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings;
a determining module 430, configured to determine a test result corresponding to the test output according to the first comparison result and the second comparison result; the test output is one of the first comparison level and the second comparison level.
In one embodiment of the disclosure, the determining module 430 is configured to determine, as the test result represented by the test output, a level meaning corresponding to a comparison result for representing that two objects to be compared are the same in the first comparison result and the second comparison result; or determining the level meaning opposite to the level meaning corresponding to the comparison result used for representing the difference of the two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output.
In one embodiment of the present disclosure, the grabbing module 410 is configured to read the first comparison level and the second comparison level; and comparing the test output with the first comparison level and the second comparison level respectively in sequence to obtain the first comparison result and the second comparison result which are orderly arranged.
In one embodiment of the disclosure, the apparatus further includes a numbering module, configured to sequentially number the first comparison result and the second comparison result according to an arrangement order of the first comparison result and the second comparison result; correspondingly, the determining module 430 is configured to screen out a target comparison result from the first comparison result and the second comparison result; and determining a test result corresponding to the test output according to the number of the target comparison result.
In one embodiment of the disclosure, the numbers of the first comparison result and the second comparison result are sequentially increased by 1 from 0, and when the target comparison result is the comparison result of which the first comparison result and the second comparison result are different, the target comparison result is used for representing two comparison results of which the objects to be compared are different; the determining module 430 is configured to determine, when determining that the number of the target comparison result is an even number, a level meaning that a test result corresponding to the test output is the second comparison level; and determining the level meaning of the first comparison level as the test result corresponding to the test output when the number of the target comparison result is determined to be an odd number.
In one embodiment of the disclosure, the apparatus further includes a format conversion module, configured to convert the test result into a corresponding numerical value according to a preset conversion rule.
In one embodiment of the present disclosure, the first comparison level is a high level and the second comparison level is a low level; or the first comparison level is a low level and the second comparison level is a high level.
For specific implementation processes of each module of the test result determining apparatus 400 provided in the present disclosure, please refer to the corresponding parts of the foregoing method embodiments, and the detailed description is omitted herein.
Referring to fig. 3, an ATE apparatus 100 for implementing the test result determining method is also provided in the embodiments of the present disclosure, where the ATE apparatus 100 may include a memory 110, a communication bus 120, a processor 130, and other components 140 (if necessary).
The memory 110, the processor 130, and other components 140 that may be present in the electronic device 100 may be directly or indirectly electrically connected to each other to realize data transmission or interaction. For example, the components shown in FIG. 3 may be electrically coupled to each other via one or more communication buses 120 or signal lines.
The memory 110 is used for storing a computer program, such as the software functional module shown in fig. 2, i.e. the test result determining means 400. The test result determining apparatus 400 includes at least one Software function module that may be stored in the memory 110 in the form of Software (Software) or Firmware (Firmware) or cured in an Operating System (OS) of the electronic device 100.
The processor 130 is configured to execute executable modules stored in the memory 110, such as software functional modules or computer programs included in the test result determination apparatus 400.
The Memory 110 may be, but is not limited to, random access Memory (Random Access Memory, RAM), read Only Memory (ROM), programmable Read Only Memory (Programmable Read-Only Memory, PROM), erasable Read Only Memory (Erasable Programmable Read-Only Memory, EPROM), electrically erasable Read Only Memory (Electric Erasable Programmable Read-Only Memory, EEPROM), etc.
The processor 130 may be an integrated circuit chip with signal processing capabilities. The processor may be a general-purpose processor, including a central processing unit (Central Processing Unit, CPU), a network processor (Network Processor, NP), etc.; but may also be a digital signal Processor (DIGITAL SIGNAL Processor, DSP), application SPECIFIC INTEGRATED Circuit (ASIC), field programmable gate array (Field Programmable GATE ARRAY, FPGA) or other programmable logic device, discrete gate or transistor logic device, discrete hardware components. The disclosed methods, steps, and logic blocks in the embodiments of the present application may be implemented or performed.
In addition, the embodiment of the present disclosure further provides a readable storage medium, on which a test result determining program is stored, where the test result determining program is executed to implement the test result determining method provided in any one of the possible implementations. For specific implementation, reference may be made to the above method embodiments, and details are not repeated here.
Based on the above-described test result determination scheme, a specific test result represented by an unknown quantity can be determined by defining two known quantities in advance, and then comparing the unknown quantity with the two known quantities, respectively, and based on which known quantity the unknown quantity is identical to. In the process, excessive manual operation is not needed, and compared with the prior art, the method has the advantages that a large number of manual operations are needed to be introduced to acquire the specific test result represented by the unknown quantity, so that the complexity is greatly reduced, and the error probability when the test result of the appointed row of the test vector is grabbed is reduced.
While the preferred embodiments of the present disclosure have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. It is therefore intended that the following claims be interpreted as including the preferred embodiments and all such alterations and modifications as fall within the scope of the disclosure.
It will be apparent to those skilled in the art that various modifications and variations can be made to the present disclosure without departing from the spirit or scope of the disclosure. Thus, the present disclosure is intended to include such modifications and alterations insofar as they come within the scope of the appended claims or the equivalents thereof.
It will be appreciated by those skilled in the art that embodiments of the present disclosure may be provided as a method, system, or computer program product. Accordingly, the present disclosure may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present disclosure may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, etc.) having computer-usable program code embodied therein.
The present disclosure is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the disclosure. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
Finally, it should be noted that: the foregoing embodiments are merely for illustrating the technical solution of the present disclosure and not for limiting the scope thereof, and although the present disclosure has been described in detail with reference to the foregoing embodiments, it will be understood by those skilled in the art that various changes, modifications or equivalents may be made to the specific embodiments of the invention after reading the present disclosure, and these changes, modifications or equivalents are within the scope of the claims appended hereto.

Claims (14)

1. A test result determination method applied to ATE equipment, the method comprising:
grabbing test output of a designated row marked as a preset character in a vector row included in a determined test vector;
Comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings;
Determining a test result corresponding to the test output according to the first comparison result and the second comparison result;
the test output is one of the first comparison level and the second comparison level.
2. The method of claim 1, wherein determining a test result corresponding to the test output based on the first comparison result and the second comparison result comprises:
Determining the level meaning corresponding to the comparison result used for representing the same two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output; or alternatively
And determining the level meanings with opposite level meanings corresponding to the comparison results used for representing the two objects to be compared which are different in the first comparison result and the second comparison result as the test result represented by the test output.
3. The method of claim 1, the comparing the test output with a preset first comparison level and a preset second comparison level, respectively, comprising:
reading the first comparison level and the second comparison level;
and comparing the test output with the first comparison level and the second comparison level respectively in sequence to obtain the first comparison result and the second comparison result which are orderly arranged.
4. A method according to claim 3, the method further comprising:
Sequentially numbering the first comparison result and the second comparison result according to the arrangement sequence of the first comparison result and the second comparison result;
Correspondingly, the determining, according to the first comparison result and the second comparison result, a test result corresponding to the test output includes:
Screening out a target comparison result from the first comparison result and the second comparison result;
and determining a test result corresponding to the test output according to the number of the target comparison result.
5. The method of claim 4, wherein the numbers of the first comparison result and the second comparison result are sequentially increased by 1 from 0, and when the target comparison result is a comparison result of which the first comparison result and the second comparison result are different, the comparison result is used for representing two objects to be compared; and determining a test result corresponding to the test output according to the number of the target comparison result, wherein the method comprises the following steps:
when the number of the target comparison result is determined to be even, determining that the test result corresponding to the test output is the level meaning of the second comparison level; and
And when the number of the target comparison result is determined to be odd, determining that the test result corresponding to the test output is the level meaning of the first comparison level.
6. The method of claim 1, the method further comprising:
And converting the test result into a corresponding numerical value according to a preset conversion rule.
7. The method of any of claims 1-6, the first comparison level being a high level and the second comparison level being a low level; or the first comparison level is a low level and the second comparison level is a high level.
8. A test result determination apparatus for application to ATE equipment, the apparatus comprising:
the grabbing module is used for grabbing test output of a designated row marked as a preset character when the designated row exists in a vector row included in the test vector;
the comparison module is used for comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings;
The determining module is used for determining a test result corresponding to the test output according to the first comparison result and the second comparison result;
the test output is one of the first comparison level and the second comparison level.
9. An ATE device comprising a processor and a memory coupled to the processor, the memory having stored thereon a test result determination program executable by the processor, the test result determination program when executed by the processor, the processor to:
Grabbing test output of a designated row marked as a preset character in a vector row included in a determined test vector; comparing the test output with a preset first comparison level and a preset second comparison level respectively to obtain a corresponding first comparison result and a corresponding second comparison result; the first comparison level and the second comparison level represent levels with opposite meanings; determining a test result corresponding to the test output according to the first comparison result and the second comparison result; the test output is one of the first comparison level and the second comparison level.
10. The ATE apparatus of claim 9, the processor to: determining the level meaning corresponding to the comparison result used for representing the same two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output; or alternatively
And determining the level meaning opposite to the level meaning corresponding to the comparison result used for representing the difference of the two objects to be compared in the first comparison result and the second comparison result as the test result represented by the test output.
11. The ATE apparatus of claim 9, the processor to: reading the first comparison level and the second comparison level; and comparing the test output with the first comparison level and the second comparison level respectively in sequence to obtain the first comparison result and the second comparison result which are orderly arranged.
12. The ATE apparatus of claim 11, the processor further to: sequentially numbering the first comparison result and the second comparison result according to the arrangement sequence of the first comparison result and the second comparison result; accordingly, the processor is configured to: screening out a target comparison result from the first comparison result and the second comparison result; and determining a test result corresponding to the test output according to the number of the target comparison result.
13. The ATE apparatus of claim 12, the numbering of the first comparison result and the second comparison result increasing by 1 sequentially from 0, and when the target comparison result is a comparison result in which the first comparison result and the second comparison result are different for two objects to be compared; the processor is used for determining that the test result corresponding to the test output is the level meaning of the second comparison level when the number of the target comparison result is determined to be even; and determining the level meaning of the first comparison level as the test result corresponding to the test output when the number of the target comparison result is determined to be an odd number.
14. A readable storage medium having stored thereon a test result determination program which, when executed, implements the test result determination method according to any one of claims 1 to 7.
CN202211285457.2A 2022-10-20 2022-10-20 Test result determination method and device, ATE equipment and readable storage medium Pending CN117949804A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211285457.2A CN117949804A (en) 2022-10-20 2022-10-20 Test result determination method and device, ATE equipment and readable storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211285457.2A CN117949804A (en) 2022-10-20 2022-10-20 Test result determination method and device, ATE equipment and readable storage medium

Publications (1)

Publication Number Publication Date
CN117949804A true CN117949804A (en) 2024-04-30

Family

ID=90795119

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211285457.2A Pending CN117949804A (en) 2022-10-20 2022-10-20 Test result determination method and device, ATE equipment and readable storage medium

Country Status (1)

Country Link
CN (1) CN117949804A (en)

Similar Documents

Publication Publication Date Title
US8892972B2 (en) Scan chain fault diagnosis
CN111400116A (en) Chip test verification method, computer device and computer readable storage medium
CN111965530A (en) JTAG-based FPGA chip automatic test method
CN114093784A (en) Wafer packaging method and device, electronic equipment and storage medium
US9110135B2 (en) Chip testing with exclusive OR
CN112948233A (en) Interface testing method, device, terminal equipment and medium
CN111240974A (en) Log output method and device, electronic equipment and medium
CN114461579A (en) Processing method and system for parallel reading and dynamic scheduling of Pattern file and ATE (automatic test equipment)
CN117233581A (en) Chip testing method, device, equipment and medium
CN117949804A (en) Test result determination method and device, ATE equipment and readable storage medium
US5892779A (en) Scan test apparatus
US9329235B2 (en) Localizing fault flop in circuit by using modified test pattern
US8898210B2 (en) Method and apparatus for determining a minimum/maximum of a plurality of binary values
US20180039571A1 (en) Semiconductor test apparatus for controlling tester
CN114020645A (en) Test method, device, equipment, readable storage medium and computer program product
CN113990382A (en) System-on-chip, test method and test system
CN116755953B (en) Test result grouping method, device, electronic equipment and readable storage medium
CN117453552B (en) Script test sequence adjusting method, script test sequence adjusting device and storage medium
CN113804244B (en) Defect analysis method and device, electronic device and computer readable storage medium
CN113393422B (en) Method and device for determining probe card abnormity, terminal equipment and storage medium
CN117762718B (en) Instruction monitoring method, device, equipment and storage medium
CN111367816B (en) Mobile test method and device, computer equipment and storage medium
US11152236B2 (en) System for and method of manufacture using multimodal analysis
CN117852495B (en) Chain insertion method, device, equipment and computer readable medium for circuit
CN117148125A (en) Test vector modification method, device, electronic equipment and readable storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination